Design of a 6 bit 1.25 GS/s DAC for WPAN

被引：7

作者：

Jung, Jaejin ^{[1
,4
]}

Baek, Kwang-Hyun ^{[2
]}

Lim, Shin-Il ^{[3
,4
]}

Kim, Suki ^{[1
]}

Kang, Sung-Mo ^{[4
]}

机构：

[1] Korea Univ, Sch Elect Engn, Seoul, South Korea

[2] Chung Ang Univ, Sch Elect & Elect Engn, Seoul, South Korea

[3] Seokyeong Univ, Dept Comp Engn, Seoul, South Korea

[4] Univ Calif, Sch Engn, Merced, CA 95343 USA

来源：

PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10 | 2008年

关键词：

D O I：

10.1109/ISCAS.2008.4541904

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a 6 bit 1.25GS/s DAC for WPAN transceivers. The proposed DAC is designed with a current steering segmented 2+4 architecture to achieve low power consumption and a small die area. A master-slave deglitch circuit and regulated cascode current sources are proposed to improve the dynamic performance of the DAC. The DAC, implemented in a 0.18um CMOS technology, shows a SFDR of 49.4dB at the output signal of 551MHz. The prototype DAC consumes 6mW for a Nyquist sinusoidal output signal at a sampling rate of 1.25GHz with the supply voltage of 1.8V. The active area of the chip is 0.0576mm(2).

引用

页码：2262 / +

页数：2

共 50 条

[11] A 6-GS/s, 6-bit, At-speed Testable ADC and DAC Pair in 0.13μm CMOS
Ho, Chen-Kang
Hong, Hao-Chiao
2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 207 - 210
[12] An implementation of a new 11-bit 1.2 GS/s hybrid DAC with a noval 3-bit Sub-DAC
Ghasemian, Hossein
Ahmadi, Amirhossein
Abiri, Ebrahim
Salehi, Mohammad Reza
MICROELECTRONICS JOURNAL, 2020, 103 (103):
[13] An 8GS/s 6-bit Current Steering DAC in 65nm CMOS Technology
Wu Xiong
Li Wenyuan
Sun Chuyang
2014 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2014, : 491 - 493
[14] A 6-bit 3.3GS/s Current-Steering DAC with Stacked Unit Cell Structure
Kim, Si-Nai
Kim, Wan
Lee, Chang-Kyo
Ryu, Seung-Tak
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (03) : 270 - 277
[15] 12-bit 2. 6 GS/s RF DAC based on return-to-zero technology
Xiaopeng L.
Zhigong W.
Yi Z.
Youtao Z.
Min Z.
Journal of China Universities of Posts and Telecommunications, 2019, 26 (04): : 36 - 42
[16] A 16 GS/s 3-Bit DAC Core in GaN HEMT Technology
Kong, Yuechan
Zhang, Min
Zhou, Jianjun
Zhang, Youtao
Zhang, Kai
Peng, Daqing
Li, Chuanhao
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2018, 215 (07):
[17] An 8-bit 3.5 GS/s Current Steering DAC for Wireless Applications
Taha, Mohamed
Morsi, Khaled M.
Naguib, Ahmed
2023 INTERNATIONAL MICROWAVE AND ANTENNA SYMPOSIUM, IMAS, 2023, : 162 - 165
[18] A 14-bit 2-GS/s DAC with a Programmable Interpolation Filter
Ye, Feng
Wang, Haijun
Yi, Ting
Hong, Zhiliang
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[19] 3.4GS/s 3 Bit Phase Digitizing ADC and DAC for DRFM
Zhang, Min
Zhang, Youtao
Li, Xiaopeng
Liu, Ao
Qian, Feng
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 226 - +
[20] A 4-bit 5 GS/s Current Steering DAC Integrated Circuit
Li Wengyuan
Jiang Tengxiao
APPLIED SCIENCE, MATERIALS SCIENCE AND INFORMATION TECHNOLOGIES IN INDUSTRY, 2014, 513-517 : 4555 - 4558

← 1 2 3 4 5 →