Design of a 6 bit 1.25 GS/s DAC for WPAN

被引：7

作者：

Jung, Jaejin ^{[1
,4
]}

Baek, Kwang-Hyun ^{[2
]}

Lim, Shin-Il ^{[3
,4
]}

Kim, Suki ^{[1
]}

Kang, Sung-Mo ^{[4
]}

机构：

[1] Korea Univ, Sch Elect Engn, Seoul, South Korea

[2] Chung Ang Univ, Sch Elect & Elect Engn, Seoul, South Korea

[3] Seokyeong Univ, Dept Comp Engn, Seoul, South Korea

[4] Univ Calif, Sch Engn, Merced, CA 95343 USA

来源：

PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10 | 2008年

关键词：

D O I：

10.1109/ISCAS.2008.4541904

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a 6 bit 1.25GS/s DAC for WPAN transceivers. The proposed DAC is designed with a current steering segmented 2+4 architecture to achieve low power consumption and a small die area. A master-slave deglitch circuit and regulated cascode current sources are proposed to improve the dynamic performance of the DAC. The DAC, implemented in a 0.18um CMOS technology, shows a SFDR of 49.4dB at the output signal of 551MHz. The prototype DAC consumes 6mW for a Nyquist sinusoidal output signal at a sampling rate of 1.25GHz with the supply voltage of 1.8V. The active area of the chip is 0.0576mm(2).

引用

页码：2262 / +

页数：2

共 50 条

[21] A 30 GS/s 4-bit binary weighted DAC in SiGeBiCMOS technology
Halder, Samiran
Gustat, Hans
PROCEEDINGS OF THE 2007 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2007, : 46 - 49
[22] Digital post-calibration of a 5-bit 1.25 GS/s flash ADC
杨阳
赵显利
仲顺安
李国峰
半导体学报, 2012, 33 (02) : 122 - 126
[23] Digital post-calibration of a 5-bit 1.25 GS/s flash ADC
Yang, Yang
Zhao, Xianli
Zhong, Shun'an
Li, Guofeng
JOURNAL OF SEMICONDUCTORS, 2012, 33 (02)
[24] A 12GS/s 6-bit DAC with 4-2 Segmentation in 40nm CMOS
Li, Bao
Zhao, Long
Wu, Jiangfeng
Cheng, Yuhua
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
[25] A 6-bit 1 GS/s DAC using an area efficient switching scheme for gradient-error tolerance
Wang, Haonan
Yao, Yufeng
Wang, Tao
Wang, Hui
Cheng, Yuhua
IEICE ELECTRONICS EXPRESS, 2013, 10 (11): : 1 - 9
[26] A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization
Hou, Hegang
Wang, Zongmin
Kong, Ying
Peng, Xinmang
Guan, Haitao
Wang, Jinhao
Ren, Yan
PROCEEDINGS OF THE 2015 JOINT INTERNATIONAL MECHANICAL, ELECTRONIC AND INFORMATION TECHNOLOGY CONFERENCE (JIMET 2015), 2015, 10 : 939 - 944
[27] A 14-bit 2.5-GS/s DAC Using CAL-TRZ
Wu, Guoting
Wei, Qi
Chen, Xiayang
Qiao, Fei
2016 5TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2016,
[28] A TIQ based 6-bit 8 Gs/s time interleaved ADC design
Ali Tangel
Lutfiye Busra Yurekli
Oktay Aytar
Analog Integrated Circuits and Signal Processing, 2022, 113 : 211 - 221
[29] A TIQ based 6-bit 8 Gs/s time interleaved ADC design
Tangel, Ali
Yurekli, Lutfiye Busra
Aytar, Oktay
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 113 (02) : 211 - 221
[30] A 16GS/s 6-bit Current-Steering DAC with TI topology in 40nm CMOS
Li, Bao
Zhao, Long
Deng, Chenxi
Cheng, Yuhua
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 906 - 908

← 1 2 3 4 5 →