A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization

被引：0

作者：

Hou, Hegang ^{[1
]}

Wang, Zongmin ^{[1
]}

Kong, Ying ^{[1
]}

Peng, Xinmang ^{[1
]}

Guan, Haitao ^{[1
]}

Wang, Jinhao ^{[1
]}

Ren, Yan ^{[1
]}

机构：

[1] Beijing Microelect Technol Inst, Beijing, Peoples R China

来源：

PROCEEDINGS OF THE 2015 JOINT INTERNATIONAL MECHANICAL, ELECTRONIC AND INFORMATION TECHNOLOGY CONFERENCE (JIMET 2015) | 2015年 / 10卷

关键词：

Multi-clock synchronization; quad-switch; digital-to-analog converter;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

timing between the internal digital and analog domains. The quad-switch architecture is also adopted to mask the code-dependent glitches. The full-scale output current can be programmed over the 10mA to 30mA range, and the typical full-scale output current is 20mA. The device is manufactured on a standard 0.18um CMOS process and operates from 1.8V and 3.3V supplies.

引用

页码：939 / 944

页数：6

共 50 条

[1] A 14-bit 2.5-GS/s DAC Using CAL-TRZ
Wu, Guoting
Wei, Qi
Chen, Xiayang
Qiao, Fei
2016 5TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2016,
[2] A 14-bit 2-GS/s DAC with a Programmable Interpolation Filter
Ye, Feng
Wang, Haijun
Yi, Ting
Hong, Zhiliang
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[3] A 2.5 GS/s 14-bit D/A converter with 8 to 1 MUX
Zhang Jun'an
Li Guangjun
Zhang Ruitao
Fu Dongbing
Li Jiaoxue
Wei Yafeng
Yan Bo
Liu Jun
Li Ruzhang
JOURNAL OF SEMICONDUCTORS, 2016, 37 (03)
[4] A 2.5 GS/s 14-bit D/A converter with 8 to 1 MUX
张俊安
李广军
张瑞涛
付东兵
李皎雪
魏亚峰
阎波
刘军
李儒章
Journal of Semiconductors, 2016, (03) : 99 - 106
[5] A 2.5 GS/s 14-bit D/A converter with 8 to 1 MUX
张俊安
李广军
张瑞涛
付东兵
李皎雪
魏亚峰
阎波
刘军
李儒章
Journal of Semiconductors, 2016, 37 (03) : 99 - 106
[6] A 14-Bit 2.8GS/s DAC with DTIRZ technique in 65 nm CMOS
Su, Xiaobo
Yu, Zongguang
Jiang, Yingdan
Jiao, Zihao
Zhao, Lin
Chen, Zhenhai
Zhang, Hong
IEICE ELECTRONICS EXPRESS, 2021, 18 (06)
[7] 14-bit DAC hits the racks
不详
IEE REVIEW, 2004, 50 (01): : 54 - 54
[8] A 14-bit 1-GS/s DAC with a programmable interpolation filter in 65 nm CMOS
Qi, Zhao
Ran, Li
Dong, Qiu
Ting, Yi
Liu, Bill Yang
Hong Zhiliang
JOURNAL OF SEMICONDUCTORS, 2013, 34 (02)
[9] A 14-bit 1-GS/s DAC with a programmable interpolation filter in 65 nm CMOS
赵琦
李冉
邱东
易婷
Bill Yang Liu
洪志良
Journal of Semiconductors, 2013, 34 (02) : 78 - 85
[10] A 14-bit 2.5GS/s and 5GS/s RF Sampling ADC with Background Calibration and Dither
Ali, Ahmed M. A.
Dinc, Huseyin
Bhoraskar, Paritosh
Puckett, Scott
Morgan, Andy
Zhu, Ning
Yu, Qicheng
Dillon, Chris
Gray, Bryce
Lanford, Jon
McShea, Matt
Mehta, Ushma
Bardsley, Scott
Derounian, Peter
Bunch, Ryan
Moore, Ralph
Taylor, Gerry
2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,

← 1 2 3 4 5 →