A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization

被引：0

作者：

Hou, Hegang ^{[1
]}

Wang, Zongmin ^{[1
]}

Kong, Ying ^{[1
]}

Peng, Xinmang ^{[1
]}

Guan, Haitao ^{[1
]}

Wang, Jinhao ^{[1
]}

Ren, Yan ^{[1
]}

机构：

[1] Beijing Microelect Technol Inst, Beijing, Peoples R China

来源：

PROCEEDINGS OF THE 2015 JOINT INTERNATIONAL MECHANICAL, ELECTRONIC AND INFORMATION TECHNOLOGY CONFERENCE (JIMET 2015) | 2015年 / 10卷

关键词：

Multi-clock synchronization; quad-switch; digital-to-analog converter;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

timing between the internal digital and analog domains. The quad-switch architecture is also adopted to mask the code-dependent glitches. The full-scale output current can be programmed over the 10mA to 30mA range, and the typical full-scale output current is 20mA. The device is manufactured on a standard 0.18um CMOS process and operates from 1.8V and 3.3V supplies.

引用

页码：939 / 944

页数：6

共 50 条

[41] A Low Voltage 14-Bit Self-Calibrated CMOS DAC with Enhanced Dynamic Linearity
S. Saeedi
S. Mehrmanesh
M. Atarodi
Analog Integrated Circuits and Signal Processing, 2005, 43 : 137 - 145
[42] A low voltage 14-bit self-calibrated CMOS DAC with enhanced dynamic linearity
Saeedi, S
Mehrmanesh, S
Atarodi, M
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 43 (02) : 137 - 145
[43] A 14-bit 130-MHZ cmos current-steering DAC with adjustable INL
Chen, T
Geens, P
Van der Plas, G
Dehaene, W
Gielen, G
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 167 - 170
[44] A 14-Bit 3-GS/s DAC Achieving SFDR >63dB Up to 1.4GHz With Random Differential-Quad Switching Technique
Wang, Fengjie
Wang, Zhiyu
Liu, Jiarui
Yu, Faxin
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (03) : 879 - 883
[45] A 14-bit 8.9GS/s RF DAC in 40nm CMOS achieving >71dBc LTE ACPR at 2.9GHz
Ravinuthula, Vishnu
Bright, William
Weaver, Mark
Maclean, Ken
Kaylor, Scott
Balasubramanian, Sidharth
Coulon, Jesse
Keller, Robert
Nguyen, Bao
Dwobeng, Ebenezer
2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
[46] A current-steering self-calibration 14-bit 100-MSPs DAC
Dong, Qiu
Sheng, Fang
Ran, Li
Xie Renzhong
Ting, Yi
Hong Zhiliang
JOURNAL OF SEMICONDUCTORS, 2010, 31 (12)
[47] A 2.5-V, 14-bit MASH sigma-delta modulator for ADSL
Chiang, JS
Chen, HL
Chou, PC
PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 24 - 27
[48] An Embedded 14-Bit 800MS/s DAC for Direct Digital Frequency Synthesizer in 0.18-μm CMOS
Wan, Shuqin
Chen, Zhenhai
Yu, Zongguang
2009 INTERNATIONAL CONFERENCE ON APPLIED SUPERCONDUCTIVITY AND ELECTROMAGNETIC DEVICES, 2009, : 97 - +
[49] OSK Digital Circuit Design for a 14-bit 2.5 GSPS RF-DDS
Deng Zhi Hui
Zhu Yun Hang
MATERIALS, MECHANICAL AND MANUFACTURING ENGINEERING, 2014, 842 : 667 - 671
[50] A 14-bit 100-msample/s subranging ADC
Moreland, C
Murden, F
Elliott, M
Young, J
Hensley, M
Stop, R
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) : 1791 - 1798

← 1 2 3 4 5 →