A Hardware Acceleration Scheme for Memory-Efficient Flow Processing

被引：0
|
作者：
Yang, Xin [1 ]
Sezer, Sakir [1 ]
O'Neill, Shane [1 ]
机构：
[1] Queens Univ Belfast, ECIT Inst, Belfast, Antrim, North Ireland
来源：
2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC) | 2014年
基金：
英国工程与自然科学研究理事会;
关键词：
flow lookup table; content addressable memory; hash; network flow processing; POWER;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a hardware solution for network flow processing at full line rate. Advanced memory architecture using DDR3 SDRAMs is proposed to cope with the flow match limitations in packet throughput, number of supported flows and number of packet header fields (or tuples) supported for flow identifications. The described architecture has been prototyped for accommodating 8 million flows, and tested on an FPGA platform achieving a minimum of 70 million lookups per second. This is sufficient to process internet traffic flows at 40 Gigabit Ethernet.
引用
收藏
页码：437 / 442
页数：6
相关论文
共 50 条
  • [1] A Memory-Efficient Hardware Architecture for Deformable Convolutional Networks
    Yu, Yue
    Luo, Jiapeng
    Mao, Wendong
    Wang, Zhongfeng
    2021 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2021), 2021, : 140 - 145
  • [2] Memory-Efficient Hypercube Flow Table for Packet Processing on Multi-Cores
    Wang, Dawei
    Xue, Yibo
    Dong, Yingfei
    2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,
  • [3] Parallel Memory-Efficient Processing of BCI Data
    Alexander, Trevor
    Kuh, Anthony
    Hamada, Katsuhiko
    Mori, Hiromu
    Shinoda, Hiroyuki
    Rutkowski, Tomasz
    2014 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2014,
  • [4] Enabling Fast and Memory-Efficient Acceleration for Pattern Matching Workloads: The Lightweight Automata Processing Engine
    Gong, Lei
    Wang, Chao
    Xia, Haojun
    Chen, Xianglan
    Li, Xi
    Zhou, Xuehai
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (04) : 1011 - 1025
  • [5] A Hardware-Oriented and Memory-Efficient Method for CTC Decoding
    Lu, Siyuan
    Lu, Jinming
    Lin, Jun
    Wang, Zhongfeng
    IEEE ACCESS, 2019, 7 : 120681 - 120694
  • [6] Memory-efficient spatial prediction image compression scheme
    Nandi, Anil V.
    Patnaik, L. M.
    Banakar, R. M.
    IMAGE AND VISION COMPUTING, 2007, 25 (06) : 899 - 906
  • [7] Memory-efficient modeling and search techniques for hardware ASR decoders
    Price, Michael
    Chandrakasan, Anantha
    Glass, James
    17TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION (INTERSPEECH 2016), VOLS 1-5: UNDERSTANDING SPEECH PROCESSING IN HUMANS AND MACHINES, 2016, : 1893 - 1897
  • [8] A high-performance memory-efficient parallel hardware for matrix computation in signal processing applications.
    Pedram, Ardavan
    Daneshtalab, Masoud
    Sedaghati-Mokhtari, Nasser
    Fakhraie, Sied Mehdi
    2006 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES,VOLS 1-3, 2006, : 523 - +
  • [9] A memory-efficient scheme for fast spectral photon mapping
    Ikeda, Kosuke
    Takizawa, Hiroyuki
    Kobayashi, Hiroaki
    PROCEEDINGS OF THE NINTH IASTED INTERNATIONAL CONFERENCE ON COMPUTER GRAPHICS AND IMAGING, 2007, : 75 - 80
  • [10] Towards Memory-Efficient Allocation of CNNs on Processing-in-Memory Architecture
    Wang, Yi
    Chen, Weixuan
    Yang, Jing
    Li, Tao
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2018, 29 (06) : 1428 - 1441
12345