A Hardware Acceleration Scheme for Memory-Efficient Flow Processing

被引：0

作者：

Yang, Xin ^{[1
]}

Sezer, Sakir ^{[1
]}

O'Neill, Shane ^{[1
]}

机构：

[1] Queens Univ Belfast, ECIT Inst, Belfast, Antrim, North Ireland

来源：

2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC) | 2014年

基金：

英国工程与自然科学研究理事会;

关键词：

flow lookup table; content addressable memory; hash; network flow processing; POWER;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a hardware solution for network flow processing at full line rate. Advanced memory architecture using DDR3 SDRAMs is proposed to cope with the flow match limitations in packet throughput, number of supported flows and number of packet header fields (or tuples) supported for flow identifications. The described architecture has been prototyped for accommodating 8 million flows, and tested on an FPGA platform achieving a minimum of 70 million lookups per second. This is sufficient to process internet traffic flows at 40 Gigabit Ethernet.

引用

页码：437 / 442

页数：6

共 50 条

[21] Memory-efficient recursive scheme for multi-field packet classification
Li, Wenjun
Li, Dagang
Bai, Yongjie
Le, Wenxia
Li, Hui
IET COMMUNICATIONS, 2019, 13 (09) : 1319 - 1325
[22] A memory-efficient CAVLC decoding scheme for H.264/AVC
Chen, Yanling
Cao, Xixin
Peng, Xiaoming
Peng, Chungan
Yu, Dunshan
Zhang, Xing
10TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS I-III: INNOVATIONS TOWARD FUTURE NETWORKS AND SERVICES, 2008, : 1135 - 1138
[23] Energy-Efficient Hardware Acceleration through Computing in the Memory
Paul, Somnath
Karam, Robert
Bhunia, Swarup
Puri, Ruchir
2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
[24] Memory-efficient Error Correction Scheme for Flash Memories using GPU
Subbiah, Arul K.
Ogunfunmi, Tokunbo
PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2018, : 118 - 122
[25] A memory-efficient scheme for address lookup using compact prefix tries
Sarda, A
Sen, A
GLOBECOM'03: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-7, 2003, : 3943 - 3947
[26] MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures
Lin, Yu-Sheng
Chen, Wei-Chao
Chien, Shao-Yi
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (03) : 791 - 804
[27] A Memory-efficient Multi-dimensional Hardware-specific Algorithm for Packet Classification
Huo Hongwei
Ye Mangu
Gao Dongpei
CHINESE JOURNAL OF ELECTRONICS, 2010, 19 (04): : 634 - 636
[28] Memory-Efficient Content Filtering Hardware for High-Speed Intrusion Detection Systems
Yi, Sungwon
Kim, Byoung-Koo
Oh, Jintae
Jang, Jongsoo
Kesidis, George
Das, Chita R.
APPLIED COMPUTING 2007, VOL 1 AND 2, 2007, : 264 - +
[29] Memory-efficient interconnect optimization
Lai, MH
Wong, DF
PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 198 - 202
[30] DRAM-less: Hardware Acceleration of Data Processing with New Memory
Zhang, Jie
Park, Gyuyoung
Donofrio, David
Shalf, John
Jung, Myoungsoo
2020 IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2020), 2020, : 287 - 302

← 1 2 3 4 5 →