A Hardware Acceleration Scheme for Memory-Efficient Flow Processing

被引：0

作者：

Yang, Xin ^{[1
]}

Sezer, Sakir ^{[1
]}

O'Neill, Shane ^{[1
]}

机构：

[1] Queens Univ Belfast, ECIT Inst, Belfast, Antrim, North Ireland

来源：

2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC) | 2014年

基金：

英国工程与自然科学研究理事会;

关键词：

flow lookup table; content addressable memory; hash; network flow processing; POWER;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a hardware solution for network flow processing at full line rate. Advanced memory architecture using DDR3 SDRAMs is proposed to cope with the flow match limitations in packet throughput, number of supported flows and number of packet header fields (or tuples) supported for flow identifications. The described architecture has been prototyped for accommodating 8 million flows, and tested on an FPGA platform achieving a minimum of 70 million lookups per second. This is sufficient to process internet traffic flows at 40 Gigabit Ethernet.

引用

页码：437 / 442

页数：6

共 50 条

[41] A MEMORY-EFFICIENT CONTINUOUS-FLOW FFT PROCESSOR FOR WIMAX APPLICATION
Huang, Shen-Jui
Chen, Sau-Gee
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 17 - 20
[42] MEMORY-EFFICIENT QUERY PROCESSING OVER XML FRAGMENT STREAM WITH FRAGMENT LABELING
Lee, Sangwook
Kim, Jin
Kang, Hyunchul
COMPUTING AND INFORMATICS, 2010, 29 (05) : 757 - 782
[43] Towards Memory-Efficient Streaming Processing with Counter-Cascading Sketching on FPGA
Tang, Minjin
Wen, Mei
Shen, Junzhong
Zhao, Xiaolei
Zhang, Chunyuan
PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
[44] POSTER: GPOP: A cache and memory-efficient framework for Graph Processing Over Partitions
Lakhotia, Kartik
Kannan, Rajgopal
Pati, Sourav
Prasanna, Viktor
PROCEEDINGS OF THE 24TH SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '19), 2019, : 393 - 394
[45] vGraph: Memory-Efficient Multicore Graph Processing for Traversal-Centric Algorithms
Jia, Menghan
Zhang, Yiming
Gan, Xinbiao
Li, Dongsheng
Xu, Erci
Wang, Ruibo
Lu, Kai
SC22: INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2022,
[46] Version Traveler: Fast and Memory-Efficient Version Switching in Graph Processing Systems
Ju, Xiaoen
Williams, Dan
Jamjoom, Hani
Shin, Kang G.
PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, 2016, : 523 - 536
[47] Optimizing Pattern-Matching for Memory-Efficient Heterogeneous DNA Processing in Bioinformatics
Pungila, Ciprian
Galis, Darius
Negru, Viorel
2018 IEEE 12TH INTERNATIONAL SYMPOSIUM ON APPLIED COMPUTATIONAL INTELLIGENCE AND INFORMATICS (SACI), 2018, : 455 - 460
[48] Memory-efficient up-the-ramp processing with cosmic-ray rejection
Offenberg, JD
Fixsen, DJ
Mather, JC
PUBLICATIONS OF THE ASTRONOMICAL SOCIETY OF THE PACIFIC, 2005, 117 (827) : 94 - 103
[49] A Hardware-Based Memory-Efficient Solution for Pair-Wise Compact Sequence Alignment
Sarkar, Ardhendu
Ghosh, Surajeet
Ray, Sanchita Saha
IETE JOURNAL OF RESEARCH, 2023, 69 (06) : 3638 - 3649
[50] A memory-efficient strategy for exploring the web
Castillo, Carlos
Nelli, Alberto
Panconesi, Alessandro
2006 IEEE/WIC/ACM INTERNATIONAL CONFERENCE ON WEB INTELLIGENCE, (WI 2006 MAIN CONFERENCE PROCEEDINGS), 2006, : 680 - +

← 1 2 3 4 5 →