Wafer-lever hermetic package with through-wafer interconnects

被引:7
|
作者
Wang, Yu-Chuan [1 ]
Zhu, Da-Peng
Xu, Wei
Le, Luo
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Shanghai 200050, Peoples R China
[2] Chinese Acad Sci, Grad Sch, Beijing 100039, Peoples R China
关键词
MEMS; wafer-level hermetic packaging; through-wafer via interconnect; MIL-STD;
D O I
10.1007/s11664-006-0016-1
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a new wafer-level hermetic packaging structure with the features of low processing cost and high I/O density by using wet and dry sequentially etched through-wafer vias for the interconnects of a microelectro mechanical systems (MEMS) device. A thin Si wafer cap and wafer-level fabrication processes such as deep reactive ion etching (DRIE) and KOH etching, bottom-up copper filling, and Sn solder bonding were adopted. The hermeticity and bonding strength of the structure are evaluated. Preliminary results show that the hermeticity can meet the requirement of the criterion of MIL-STD 883E, method 1014.9, and the bonding strength is up to 8 MPa.
引用
收藏
页码:105 / 109
页数:5
相关论文
共 50 条
  • [1] Wafer-Lever Hermetic Package with Through-Wafer Interconnects
    Wang Yu-Chuan
    Zhu Da-Peng
    Xu Wei
    Le Luo
    Journal of Electronic Materials, 2007, 36 : 105 - 109
  • [2] Wafer-level hermetic package with through-wafer interconnects
    Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China
    不详
    J Fun Mater Dev, 2006, 6 (469-473):
  • [3] Wafer thinning for high-density, through-wafer interconnects
    Wang, L
    Visser, CCG
    de Boer, C
    Laros, BM
    van der Vlist, W
    Groeneweg, J
    Craciun, G
    Sarro, PM
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VIII, 2003, 4979 : 532 - 539
  • [4] Electrical characterization of through-wafer interconnects
    Lawrence, TE
    Donovan, SM
    Knowlton, WB
    Rush-Byers, J
    Moll, AJ
    2004 IEEE WORKSHOP ON MICROELECTRONIC AND ELECTRON DEVICES, 2004, : 99 - 102
  • [5] HERMETIC PACKAGING TECHNIQUE FEATURING THROUGH-WAFER INTERCONNECTS AND LOW TEMPERATURE DIRECT BOND
    Lee, James
    Rogers, Tony
    MicroNano2008-2nd International Conference on Integration and Commercialization of Micro and Nanosystems, Proceedings, 2008, : 105 - 110
  • [6] Reliability study of hermetic wafer level MEMS packaging with through-wafer interconnect
    Sung-Hoon Choa
    Microsystem Technologies, 2009, 15 : 677 - 686
  • [7] Wafer-level packaging of MEMS accelerometers with through-wafer interconnects
    Yun, CH
    Brosnihan, TJ
    Webster, WA
    Villarreal, J
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 320 - 323
  • [8] Reliability study of hermetic wafer level MEMS packaging with through-wafer interconnect
    Choa, Sung-Hoon
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2009, 15 (05): : 677 - 686
  • [9] Aligned carbon nanotubes for through-wafer interconnects
    Xu, Ting
    Wang, Zhihong
    Miao, Jianmin
    Chen, Xiaofeng
    Tan, Cher Ming
    APPLIED PHYSICS LETTERS, 2007, 91 (04)
  • [10] Advanced processing techniques for through-wafer interconnects
    Burkett, SL
    Qiao, X
    Temple, D
    Stoner, B
    McGuire, G
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2004, 22 (01): : 248 - 256