Wafer-level hermetic package with through-wafer interconnects

被引：0
|
作者：
Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China [1 ]
不详 [2 ]
机构：
来源：
J Fun Mater Dev | 2006年 / 6卷 / 469-473期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Wafer-Lever Hermetic Package with Through-Wafer Interconnects
    Wang Yu-Chuan
    Zhu Da-Peng
    Xu Wei
    Le Luo
    Journal of Electronic Materials, 2007, 36 : 105 - 109
  • [2] Wafer-lever hermetic package with through-wafer interconnects
    Wang, Yu-Chuan
    Zhu, Da-Peng
    Xu, Wei
    Le, Luo
    JOURNAL OF ELECTRONIC MATERIALS, 2007, 36 (02) : 105 - 109
  • [3] Wafer-level packaging of MEMS accelerometers with through-wafer interconnects
    Yun, CH
    Brosnihan, TJ
    Webster, WA
    Villarreal, J
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 320 - 323
  • [4] Reliability study of hermetic wafer level MEMS packaging with through-wafer interconnect
    Sung-Hoon Choa
    Microsystem Technologies, 2009, 15 : 677 - 686
  • [5] Reliability study of hermetic wafer level MEMS packaging with through-wafer interconnect
    Choa, Sung-Hoon
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2009, 15 (05): : 677 - 686
  • [6] Mechanical reliability of silicon wafers with through-wafer vias for wafer-level packaging
    Polyakov, A
    Bartek, M
    Burghartz, JN
    MICROELECTRONICS RELIABILITY, 2002, 42 (9-11) : 1783 - 1788
  • [7] RF-MEMS wafer-level packaging using through-wafer interconnect
    Tian, J.
    Sosin, S.
    Iannacci, J.
    Gaddi, R.
    Bartek, M.
    SENSORS AND ACTUATORS A-PHYSICAL, 2008, 142 (01) : 442 - 451
  • [8] A Wafer-Level Vacuum Package Using Glass-Reflowed Silicon Through-Wafer Interconnection for Nano/Micro Devices
    Jin, Joo-Young
    Yoo, Seung-Hyun
    Yoo, Byung-Wook
    Kim, Yong-Kweon
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2012, 12 (07) : 5252 - 5262
  • [9] RF-MEMS wafer-level packaging using through-wafer via technology
    Tian, J.
    Iannacci, J.
    Sosin, S.
    Gaddi, R.
    Bartek, M.
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 441 - 447
  • [10] Wafer thinning for high-density, through-wafer interconnects
    Wang, L
    Visser, CCG
    de Boer, C
    Laros, BM
    van der Vlist, W
    Groeneweg, J
    Craciun, G
    Sarro, PM
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VIII, 2003, 4979 : 532 - 539
12345