Wafer-level hermetic package with through-wafer interconnects

被引：0
|
作者：
Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China [1 ]
不详 [2 ]
机构：
来源：
J Fun Mater Dev | 2006年 / 6卷 / 469-473期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] DEVELOPMENT OF THROUGH-WAFER INTERCONNECTS FOR MEMS DEFORMABLE MIRRORS
    Diouf, Alioune
    Stewart, Jason B.
    Cornelissen, Steven A.
    Bifano, Thomas G.
    INTERNATIONAL JOURNAL OF OPTOMECHATRONICS, 2010, 4 (03) : 237 - 245
  • [22] Wafer-level vacuum/hermetic packaging technologies for MEMS
    Lee, Sang-Hyun
    Mitchell, Jay
    Welch, Warren
    Lee, Sangwoo
    Najafi, Khalil
    RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/MOEMS AND NANODEVICES IX, 2010, 7592
  • [23] A novel wafer-level hermetic packaging for MEMS devices
    Tsou, Chingfu
    Li, Hungchung
    Chang, Hsing-Cheng
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (04): : 616 - 621
  • [24] A wafer-level hermetic encapsulation for MEMS manufacture application
    Liang, Zhi-Hao
    Cheng, Yu-Ting
    Hsu, Wensyang
    Lee, Yuh-Wen
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (03): : 513 - 519
  • [25] Die and wafer-level hermetic sealing for MEMS applications
    Fasoro, Abiodun A.
    Pandojirao-S, Praveen
    Popa, Dan O.
    Stephanou, Harry E.
    Agonafer, Dereje A.
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 67 - 72
  • [26] Spray coating of photoresist for realizing through-wafer interconnects
    Pham, Nga P.
    Bulcke, Mathieu Vanden
    De Moor, Piet
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 831 - 836
  • [27] Integrating through-wafer interconnects with active devices and circuits
    Jozwiak, Jim
    Southwick, Richard G., III
    Johnson, Vaughn N.
    Knowlton, William B.
    Moll, Amy J.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (01): : 4 - 13
  • [28] Through-wafer electrical interconnects by sidewall photolithographic patterning
    Liu, C
    WHERE INSTRUMENTATION IS GOING - CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 1998, : 1402 - 1405
  • [29] Chemical mechanical planarization for Cu through-wafer interconnects
    Department of Materials Science and Engineering, College of Engineering, Boise State University, Boise, ID 83725, United States
    不详
    J Electrochem Soc, 2006, 3 (G211-G217):
  • [30] ON THE FEASIBILITY OF THROUGH-WAFER OPTICAL INTERCONNECTS FOR HYBRID WAFER-SCALE-INTEGRATED ARCHITECTURES
    HORNAK, LA
    TEWKSBURY, SK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (07) : 1557 - 1563
12345