Wafer-lever hermetic package with through-wafer interconnects

被引:7
|
作者
Wang, Yu-Chuan [1 ]
Zhu, Da-Peng
Xu, Wei
Le, Luo
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Shanghai 200050, Peoples R China
[2] Chinese Acad Sci, Grad Sch, Beijing 100039, Peoples R China
关键词
MEMS; wafer-level hermetic packaging; through-wafer via interconnect; MIL-STD;
D O I
10.1007/s11664-006-0016-1
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a new wafer-level hermetic packaging structure with the features of low processing cost and high I/O density by using wet and dry sequentially etched through-wafer vias for the interconnects of a microelectro mechanical systems (MEMS) device. A thin Si wafer cap and wafer-level fabrication processes such as deep reactive ion etching (DRIE) and KOH etching, bottom-up copper filling, and Sn solder bonding were adopted. The hermeticity and bonding strength of the structure are evaluated. Preliminary results show that the hermeticity can meet the requirement of the criterion of MIL-STD 883E, method 1014.9, and the bonding strength is up to 8 MPa.
引用
收藏
页码:105 / 109
页数:5
相关论文
共 50 条
  • [11] DEVELOPMENT OF THROUGH-WAFER INTERCONNECTS FOR MEMS DEFORMABLE MIRRORS
    Diouf, Alioune
    Stewart, Jason B.
    Cornelissen, Steven A.
    Bifano, Thomas G.
    INTERNATIONAL JOURNAL OF OPTOMECHATRONICS, 2010, 4 (03) : 237 - 245
  • [12] Spray coating of photoresist for realizing through-wafer interconnects
    Pham, Nga P.
    Bulcke, Mathieu Vanden
    De Moor, Piet
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 831 - 836
  • [13] Integrating through-wafer interconnects with active devices and circuits
    Jozwiak, Jim
    Southwick, Richard G., III
    Johnson, Vaughn N.
    Knowlton, William B.
    Moll, Amy J.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (01): : 4 - 13
  • [14] Through-wafer electrical interconnects by sidewall photolithographic patterning
    Liu, C
    WHERE INSTRUMENTATION IS GOING - CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 1998, : 1402 - 1405
  • [15] Chemical mechanical planarization for Cu through-wafer interconnects
    Department of Materials Science and Engineering, College of Engineering, Boise State University, Boise, ID 83725, United States
    不详
    J Electrochem Soc, 2006, 3 (G211-G217):
  • [16] ON THE FEASIBILITY OF THROUGH-WAFER OPTICAL INTERCONNECTS FOR HYBRID WAFER-SCALE-INTEGRATED ARCHITECTURES
    HORNAK, LA
    TEWKSBURY, SK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (07) : 1557 - 1563
  • [17] Thermo-mechanical characterization of copper through-wafer interconnects
    Miranda, Peter A.
    Moll, Amy J.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 844 - +
  • [18] Through-wafer copper electroplating for three-dimensional interconnects
    Nguyen, NT
    Boellaard, E
    Pham, NP
    Kutchoukov, VG
    Craciun, G
    Sarro, PM
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2002, 12 (04) : 395 - 399
  • [19] A Novel Vertical Solder Pump Structure for Through-Wafer Interconnects
    Gu, Jiebin
    Pike, W. T.
    Karl, W. J.
    MEMS 2010: 23RD IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2010, : 500 - 503
  • [20] ON THE FEASIBILITY OF THROUGH-WAFER OPTICAL INTERCONNECTS FOR HYBRID WAFER-SCALE-INTEGRATED ARCHITECTURES.
    Hornak, L.A.
    Tewksbury, S.K.
    IEEE Transactions on Electron Devices, 1987, ED-34 (07) : 1557 - 1563