Wafer-lever hermetic package with through-wafer interconnects

被引:7
|
作者
Wang, Yu-Chuan [1 ]
Zhu, Da-Peng
Xu, Wei
Le, Luo
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Shanghai 200050, Peoples R China
[2] Chinese Acad Sci, Grad Sch, Beijing 100039, Peoples R China
关键词
MEMS; wafer-level hermetic packaging; through-wafer via interconnect; MIL-STD;
D O I
10.1007/s11664-006-0016-1
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a new wafer-level hermetic packaging structure with the features of low processing cost and high I/O density by using wet and dry sequentially etched through-wafer vias for the interconnects of a microelectro mechanical systems (MEMS) device. A thin Si wafer cap and wafer-level fabrication processes such as deep reactive ion etching (DRIE) and KOH etching, bottom-up copper filling, and Sn solder bonding were adopted. The hermeticity and bonding strength of the structure are evaluated. Preliminary results show that the hermeticity can meet the requirement of the criterion of MIL-STD 883E, method 1014.9, and the bonding strength is up to 8 MPa.
引用
收藏
页码:105 / 109
页数:5
相关论文
共 50 条
  • [41] Fabrication of high aspect ratio through-wafer copper interconnects by reverse pulse electroplating
    Gu, Changdong
    Xu, Hui
    Zhang, Tong-Yi
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2009, 19 (06)
  • [42] Through Mold Interconnects for Fan-out Wafer Level Package
    Ho, Soon Wee
    Wai, Leong Ching
    Sek, Soon Ann
    Cereno, Daniel Ismael
    Lau, Boon Long
    Hsiao, Hsiang-Yao
    Chai, Tai Chong
    Rao, Vempati Srinivasa
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 51 - 56
  • [43] A Wafer-Level Vacuum Package Using Glass-Reflowed Silicon Through-Wafer Interconnection for Nano/Micro Devices
    Jin, Joo-Young
    Yoo, Seung-Hyun
    Yoo, Byung-Wook
    Kim, Yong-Kweon
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2012, 12 (07) : 5252 - 5262
  • [44] FABRICATION OF THROUGH-WAFER INTERCONNECTIONS BY GOLD ELECTROPLATING
    Vasilache, D.
    Colpo, S.
    Giacomozzi, F.
    Margesin, B.
    Chiste, M.
    2011 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS 2011), 34TH EDITION, VOLS 1 AND 2, 2011, : 163 - 166
  • [45] Experimental studies of through-wafer copper interconnect in wafer level MEMS packaging
    Choa, Sung-Hoon
    Fracture and Damage Mechanics V, Pts 1 and 2, 2006, 324-325 : 231 - 234
  • [46] THROUGH-WAFER OPTICAL INTERCONNECTION COUPLING CHARACTERISTICS
    HORNAK, LA
    ELECTRONICS LETTERS, 1988, 24 (11) : 714 - 715
  • [47] Fabrication of high aspect ratio 35 μm pitch through-wafer copper interconnects by electroplating for 3-D wafer stacking
    Dixit, Pradeep
    Miao, Jianmin
    Preisser, Robert
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2006, 9 (10) : G305 - G308
  • [48] Wafer-Bonded 2-D CMUT Arrays Incorporating Through-Wafer Trench-Isolated Interconnects with a Supporting Frame
    Zhang, Xuefeng
    Wygant, Ira O.
    Lin, Der-Song
    Kupnik, Mario
    Oralkan, Oemer
    Khuri-Yakub, Butrus T.
    IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2009, 56 (01) : 182 - 192
  • [49] High-density through-wafer electrical interconnects in pyrex substrate integrated with micromirror array
    Wang, CC
    Kudrle, TD
    Bancu, M
    Hsiao, J
    Mastrangelo, CH
    ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 1, 2003, : 245 - 249
  • [50] Fabrication of flexible transducer arrays with through-wafer electrical interconnects based on trench refilling with PDMS
    Zhuang, Xuefeng
    Lin, Der-Song
    Oralkan, Oemer
    Khuri-Yakub, Butrus T.
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2008, 17 (02) : 446 - 452