A New Electrothermally-Aware Methodology for Full-Chip Temperature Optimization

被引：0

作者：

Dong, Gang ^{[1
]}

Leng, Peng ^{[2
]}

Chai, Changchun ^{[2
]}

Yang, Yintang ^{[2
]}

机构：

[1] Xidian Univ, Inst Microelect, Xian 710071, Peoples R China

[2] Xidian Univ, Xian 710071, Peoples R China

来源：

2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2009年

基金：

中国国家自然科学基金;

关键词：

Electrothermal coupling; Temperature; Full chip; Optimization;

D O I：

10.1109/ASICON.2009.5351222

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Due to the fact that there is electrothermal coupling between power, delay, and temperature, the paper presents a new electrothermally-aware methodology for full-chip temperature optimization. The main idea is that characteristics of temperature distribution can be improved dramatically by a certain given delay penalty. As an example, based on HotSpot, the optimization for AMD Athlon 64 processor in 90-nm technology is given in the paper. Simulation results show that the chip temperature and power optimized by the proposed method are decreased, temperature gradient is also reduced(1).

引用

页码：1268 / +

页数：2

共 50 条

[21] A GPU-based full-chip source-mask optimization solution
Torunoglu, Ilhami
Elsen, Erich
Karakas, Ahmet
OPTICAL MICROLITHOGRAPHY XXIII, 2010, 7640
[22] Critical Pattern Selection Method Based on CNN Embeddings for Full-Chip Optimization
Zhang, Qingyan
Liu, Junbo
Zhou, Ji
Jin, Chuan
Wang, Jian
Hu, Song
Sun, Haifeng
PHOTONICS, 2023, 10 (11)
[23] Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs
Song, Taigon
Liu, Chang
Peng, Yarui
Lim, Sung Kyu
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) : 1636 - 1648
[24] Silicon Effect-Aware Full-Chip Extraction and Mitigation of TSV-to-TSV Coupling
Peng, Yarui
Song, Taigon
Petranovic, Dusan
Lim, Sung Kyu
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (12) : 1900 - 1913
[25] Towards NN-based Online Estimation of the Full-Chip Temperature and the Rate of Temperature Change
Rapp, Martin
Elfatairy, Omar
Wolf, Marilyn
Henkel, Joerg
Amrouch, Hussam
PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), 2020, : 95 - 100
[26] Accurate Full-Chip Estimation of Power Map, Current Densities and Temperature for EM Assessment
Chew, Marko
Aslyan, Ara
Choy, Jun-ho
Huang, Xin
2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 440 - 445
[27] Clamp Placement Optimization in Full-Chip ESD (Electro-Static-Discharge) Design
Theng, Chuah Cheow
Sidek, Othman
IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 202 - +
[28] A methodology for full-chip extraction of interconnect capacitance using Monte-Carlo-based field solvers
Iverson, RB
LeCoz, YL
SISPAD '97 - 1997 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 1997, : 117 - 120
[29] Full-chip process window aware OPC capability assessment - art. no. 67302U
Lugg, Robert
StJohn, Matt
PHOTOMASK TECHNOLOGY 2007, PTS 1-3, 2007, 6730 : U7302 - U7302
[30] An Information-theoretic Framework for Optimal Temperature Sensor Allocation and Full-chip Thermal Monitoring
Zhou, Huapeng
Li, Xin
Cher, Chen-Yong
Kursun, Eren
Qian, Haifeng
Yao, Shi-Chune
2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 642 - 647

← 1 2 3 4 5 →