A New Electrothermally-Aware Methodology for Full-Chip Temperature Optimization

被引：0

作者：

Dong, Gang ^{[1
]}

Leng, Peng ^{[2
]}

Chai, Changchun ^{[2
]}

Yang, Yintang ^{[2
]}

机构：

[1] Xidian Univ, Inst Microelect, Xian 710071, Peoples R China

[2] Xidian Univ, Xian 710071, Peoples R China

来源：

2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2009年

基金：

中国国家自然科学基金;

关键词：

Electrothermal coupling; Temperature; Full chip; Optimization;

D O I：

10.1109/ASICON.2009.5351222

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Due to the fact that there is electrothermal coupling between power, delay, and temperature, the paper presents a new electrothermally-aware methodology for full-chip temperature optimization. The main idea is that characteristics of temperature distribution can be improved dramatically by a certain given delay penalty. As an example, based on HotSpot, the optimization for AMD Athlon 64 processor in 90-nm technology is given in the paper. Simulation results show that the chip temperature and power optimized by the proposed method are decreased, temperature gradient is also reduced(1).

引用

页码：1268 / +

页数：2

共 50 条

[31] Full-Chip TSV-to-TSV Coupling Analysis and Optimization in 3-D IC
Liu, Chang
Song, Taigon
Cho, Jonghyun
Kim, Joohee
Kim, Joungho
Lim, Sung Kyu
PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 783 - 788
[32] Critical Pattern Selection Based on Diffraction Spectrum Analysis for Full-Chip Source Mask Optimization
Liao Lufeng
Li Sikun
Wang Xiangzhao
Zhang Libin
Zhang Shuang
Gao Pengzheng
Wei Yayi
Shi Weijie
ACTA OPTICA SINICA, 2020, 40 (21)
[33] Full-Chip Electromigration Assessment: Effect of Cross-Layout Temperature and Thermal Stress Distributions
Huang, Xin
Sukharev, Valeriy
Choy, Jun-Ho
Chen, Haibao
Tlelo-Cuautle, Esteban
Tan, Sheldon X. -D.
2015 INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2015,
[34] Full-Chip Multiple TSV-to-TSV Coupling Extraction and Optimization in 3D ICs
Song, Taigon
Liu, Chang
Peng, Yarui
Lim, Sung Kyu
2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
[35] Cut Mask Optimization With Wire Planning in Self-Aligned Multiple Patterning Full-Chip Routing
Fang, Shao-Yun
Wu, Kuo-Hao
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (02) : 581 - 593
[36] Cut Mask Optimization with Wire Planning in Self-Aligned Multiple Patterning Full-Chip Routing
Fang, Shao-Yun
2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 396 - 401
[37] A methodology for layout aware design and optimization of custom network-on-chip architectures
Srinivasan, Krishnan
Chatha, Karam S.
ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 352 - +
[38] Full-Chip Through-Silicon-Via Interfacial Crack Analysis and Optimization for 3D IC
Jung, Moongon
Liu, Xi
Sitaraman, Suresh K.
Pan, David Z.
Lim, Sung Kyu
2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 563 - 570
[39] Full-Chip Layout Optimization for Process Margin Enhancement Using Model-Based Hotspot Fixing System
Kobayashi, Sachiko
Kyoh, Suigen
Kotani, Toshiya
Takekawa, Yoko
Inoue, Soichi
Nakamae, Koji
JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (06) : 06GB021 - 06GB026
[40] Critical Pattern Selection Method for Full-Chip Source and Mask Optimization Based on Depth-First Search
Yang Xinhua
Li Sikun
Liao Lufeng
Zhang Libin
Zhang Shuang
Zhang Shengrui
Shi Weijie
Wei Yayi
Wang Xiangzhao
ACTA OPTICA SINICA, 2022, 42 (10)

← 1 2 3 4 5 →