Study on the degradation of NMOSFETs with ultra-thin gate oxide under channel hot electron stress at high temperature

被引:6
|
作者
Hu Shi-Gang [1 ]
Hao Yue
Ma Xiao-Hua
Cao Yan-Rong
Chen Chi
Wu Xiao-Feng
机构
[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China
基金
中国国家自然科学基金;
关键词
threshold voltage; interface traps; stress induced leakage current; INDUCED LEAKAGE CURRENT; FLASH MEMORY ARRAYS; CARRIER DEGRADATION; DRAIN DISTURB; LDD NMOSFETS; PART II; SILC; MECHANISM; EEPROM; EXPLANATION;
D O I
10.1088/1674-1056/18/12/058
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
This paper studies the degradation of device parameters and that of stress induced leakage current (SILC) of thin tunnel gate oxide under channel hot electron (CHE) stress at high temperature by using n-channel metal oxide semiconductor field effect transistors (NMOSFETs) with 1.4-nm gate oxides. The degradation of device parameters under CHE stress exhibits saturating time dependence at high temperature. The emphasis of this paper is on SILC of an ultra-thin-gate-oxide under CHE stress at high temperature. Based on the experimental results, it is found that there is a linear correlation between SILC degradation and V-h degradation in NMOSFETs during CHE stress. A model of the combined effect of oxide trapped negative charges and interface traps is developed to explain the origin of SILC during CHE stress.
引用
收藏
页码:5479 / 5484
页数:6
相关论文
共 50 条
  • [11] Performance and reliability of ultra-thin oxide nMOSFETs under variable body bias
    Crupi, F.
    Magnelli, L.
    Falbo, P.
    Lanuzza, M.
    Nafria, M.
    Rodriguez, R.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 1947 - 1950
  • [12] Effect of strain-temperature stress on MOS structure with ultra-thin gate oxide
    Lin, Chia-Nan
    Yang, Yi-Lin
    Chen, Wei-Ting
    Lin, Shang-Chih
    Chuang, Kai-Chieh
    Hwu, Jenn-Gwo
    MICROELECTRONIC ENGINEERING, 2008, 85 (09) : 1915 - 1919
  • [13] Hot-carrier reliability of ultra-thin gate oxide CMOS
    Momose, HS
    Nakamura, S
    Ohguro, T
    Yoshitomi, T
    Morifuji, E
    Morimoto, T
    Katsumata, Y
    Iwai, H
    SOLID-STATE ELECTRONICS, 2000, 44 (11) : 2035 - 2044
  • [14] Array Test Structure for Ultra-Thin Gate Oxide Degradation Issues
    Hafkemeyer, Kristian M.
    Domdey, Andreas
    Schroeder, Dietmar
    Krautschneider, Wolfgang H.
    ICMTS 2009: 2009 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2009, : 85 - 90
  • [15] Stress-induced high-field gate leakage current in ultra-thin gate oxide
    Wei, JL
    Mao, LF
    Xu, MZ
    Tan, CH
    Duan, XR
    SOLID-STATE ELECTRONICS, 2000, 44 (06) : 977 - 980
  • [16] Positive bias temperature instability in nMOSFETs with ultra-thin Hf-silicate gate dielectrics
    Crupi, F
    Pace, C
    Cocorullo, G
    Groeseneken, G
    Aoulaiche, M
    Houssa, A
    MICROELECTRONIC ENGINEERING, 2005, 80 : 130 - 133
  • [17] Ultra-thin gate oxide technology for high performance CMOS
    Momose, HS
    Nakamura, S
    Katsumata, Y
    Iwai, H
    ULSI SCIENCE AND TECHNOLOGY / 1997: PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON ULTRALARGE SCALE INTEGRATION SCIENCE AND TECHNOLOGY, 1997, 1997 (03): : 235 - 246
  • [18] Interface state degradation of metal ultra-thin oxide/semiconductor structures under electron injections at high field
    Kassmi, K
    Maimouni, R
    ICM 2001: 13TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2001, : 67 - 70
  • [19] The breakdown characteristics of ultra-thin gate oxide n-MOSFET under voltage stress
    Ma Xiao-Hua
    Hao Yue
    Chen Hai-Feng
    Cao Yan-Rong
    Zhou Peng-Ju
    ACTA PHYSICA SINICA, 2006, 55 (11) : 6118 - 6122
  • [20] Effect of reverse substrate bias on ultra-thin gate oxide n-MOSFET degradation under different stress modes
    Zhao, Y
    Xu, MZ
    Tan, CH
    MICROELECTRONICS RELIABILITY, 2006, 46 (01) : 164 - 168