Study on the degradation of NMOSFETs with ultra-thin gate oxide under channel hot electron stress at high temperature

被引:6
|
作者
Hu Shi-Gang [1 ]
Hao Yue
Ma Xiao-Hua
Cao Yan-Rong
Chen Chi
Wu Xiao-Feng
机构
[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China
基金
中国国家自然科学基金;
关键词
threshold voltage; interface traps; stress induced leakage current; INDUCED LEAKAGE CURRENT; FLASH MEMORY ARRAYS; CARRIER DEGRADATION; DRAIN DISTURB; LDD NMOSFETS; PART II; SILC; MECHANISM; EEPROM; EXPLANATION;
D O I
10.1088/1674-1056/18/12/058
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
This paper studies the degradation of device parameters and that of stress induced leakage current (SILC) of thin tunnel gate oxide under channel hot electron (CHE) stress at high temperature by using n-channel metal oxide semiconductor field effect transistors (NMOSFETs) with 1.4-nm gate oxides. The degradation of device parameters under CHE stress exhibits saturating time dependence at high temperature. The emphasis of this paper is on SILC of an ultra-thin-gate-oxide under CHE stress at high temperature. Based on the experimental results, it is found that there is a linear correlation between SILC degradation and V-h degradation in NMOSFETs during CHE stress. A model of the combined effect of oxide trapped negative charges and interface traps is developed to explain the origin of SILC during CHE stress.
引用
收藏
页码:5479 / 5484
页数:6
相关论文
共 50 条
  • [41] The conduction mechanism of stress induced leakage current through ultra-thin gate oxide under constant voltage stresses
    Wang, YG
    Xu, MZ
    Tan, CH
    Zhang, JF
    Duan, XR
    CHINESE PHYSICS, 2005, 14 (09): : 1886 - 1891
  • [42] Temperature dependence of hot-carrier-induced degradation in 0.1 μm SOI nMOSFETs with thin oxide
    Yeh, WK
    Wang, WH
    Fang, YK
    Yang, FL
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (07) : 425 - 427
  • [43] Inelastic electron tunnelling spectroscopy in N-MOS junctions with ultra-thin gate oxide
    Petit, C
    Salace, G
    Vuillaume, D
    SOLID-STATE ELECTRONICS, 2003, 47 (10) : 1663 - 1668
  • [44] Low temperature operation of ultra-thin gate oxide sub-0.1 μm MOSFETs
    Cretu, B
    Balestra, F
    Ghibaudo, G
    Guégan, G
    JOURNAL DE PHYSIQUE IV, 2002, 12 (PR3): : 57 - 60
  • [45] Hot-Carrier Stress Effects on GIDL and SILC in 90nm LDD-MOSFET with Ultra-Thin Gate Oxide
    Hu Shi-Gang
    Hao Yue
    Ma Xiao-Hua
    Cao Yan-Rong
    Chen Chi
    Wu Xiao-Feng
    CHINESE PHYSICS LETTERS, 2009, 26 (01)
  • [46] Experimental study of back gate bias effect and short channel effect in ultra-thin buried oxide tri-gate nanowire MOSFETs
    Ota, K.
    Saitoh, M.
    Tanaka, C.
    Numata, T.
    SOLID-STATE ELECTRONICS, 2014, 91 : 123 - 126
  • [47] Ultra-thin gate oxide lifetime projection and degradation mechanism beyond 90 nm CMOS technology
    Lin, Cheng-Li
    Kao, Tom
    Chen, Ju-Ping
    Yang, Jeff Y. C.
    Su, K. C.
    2006 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2006, : 186 - +
  • [48] Impact of decoupled plasma nitridation of ultra-thin gate oxide on the performance of p-channel MOSFETs
    Lek, CM
    Cho, BJ
    Ang, CH
    Tan, SS
    Loh, WY
    Zhen, JZ
    Lap, C
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2002, 17 (06) : L25 - L28
  • [49] High Performance Ultra-Thin Niobium Films for Superconducting Hot-Electron Devices
    Jia, X. Q.
    Kang, L.
    Liu, X. Y.
    Wang, Z. H.
    Jin, B. B.
    Mi, S. B.
    Chen, J.
    Xu, W. W.
    Wu, P. H.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2013, 23 (03)
  • [50] Influence of gate voltage on gate-induced drain leakage current in ultra-thin gate oxide and ultra-short channel LDD nMOSFET′s
    Chen Hai-Feng
    Guo Li-Xin
    ACTA PHYSICA SINICA, 2012, 61 (02)