Study on the degradation of NMOSFETs with ultra-thin gate oxide under channel hot electron stress at high temperature

被引:6
|
作者
Hu Shi-Gang [1 ]
Hao Yue
Ma Xiao-Hua
Cao Yan-Rong
Chen Chi
Wu Xiao-Feng
机构
[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China
基金
中国国家自然科学基金;
关键词
threshold voltage; interface traps; stress induced leakage current; INDUCED LEAKAGE CURRENT; FLASH MEMORY ARRAYS; CARRIER DEGRADATION; DRAIN DISTURB; LDD NMOSFETS; PART II; SILC; MECHANISM; EEPROM; EXPLANATION;
D O I
10.1088/1674-1056/18/12/058
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
This paper studies the degradation of device parameters and that of stress induced leakage current (SILC) of thin tunnel gate oxide under channel hot electron (CHE) stress at high temperature by using n-channel metal oxide semiconductor field effect transistors (NMOSFETs) with 1.4-nm gate oxides. The degradation of device parameters under CHE stress exhibits saturating time dependence at high temperature. The emphasis of this paper is on SILC of an ultra-thin-gate-oxide under CHE stress at high temperature. Based on the experimental results, it is found that there is a linear correlation between SILC degradation and V-h degradation in NMOSFETs during CHE stress. A model of the combined effect of oxide trapped negative charges and interface traps is developed to explain the origin of SILC during CHE stress.
引用
收藏
页码:5479 / 5484
页数:6
相关论文
共 50 条
  • [31] Influence of nitradation in ultra-thin oxide on the gate current degradation of N and PMOS devices
    Fadlallah, M
    Petit, C
    Meinertzhagen, A
    Ghibaudo, G
    Bidaud, M
    Simonetti, O
    Guyader, F
    MICROELECTRONICS RELIABILITY, 2003, 43 (9-11) : 1433 - 1438
  • [32] Suppression of Electron Mobility Degradation in (100)-Oriented Double-Gate Ultra-Thin Body nMOSFETs with SOI Thickness of Less Than 2 nm
    Shimizu, Ken
    Hiramoto, Toshiro
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 125 - 126
  • [33] Optical metrology for ultra-thin oxide and high-K gate dielectrics
    Chism, WW
    Diebold, AC
    Price, J
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 2003, 683 : 124 - 128
  • [34] Low leakage, ultra-thin gate oxides for extremely high performance sub-100nm nMOSFETs
    Timp, G
    Agarwal, A
    Baumann, FH
    Boone, T
    Buonanno, M
    Cirelli, R
    Donnelly, V
    Foad, M
    Grant, D
    Green, M
    Gossmann, H
    Hillenius, S
    Jackson, J
    Jacobson, D
    Kleiman, R
    Kornblit, A
    Klemens, F
    Lee, JTC
    Mansfield, W
    Moccio, S
    Murrell, A
    O'Malley, M
    Rosamilia, J
    Sapjeta, J
    Silverman, P
    Sorsch, T
    Tai, WW
    Tennant, D
    Vuong, H
    Weir, B
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 930 - 932
  • [35] Effect of reverse substrate bias on degradation of ultra-thin gate-oxide n-channel metal-oxide-semiconductor field-effect transistors under different stress modes
    Zhao, Y
    Xu, MZ
    Tan, CH
    CHINESE PHYSICS LETTERS, 2005, 22 (08) : 2127 - 2129
  • [36] Reliability of ultra-thin silicon dioxide under substrate hot-electron, substrate hot-hole and tunneling stress
    Vogel, EM
    Edelstein, MD
    Suehle, JS
    MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) : 73 - 83
  • [37] Time evolution of VTH distribution under BT stress in ultra-thin gate oxides
    Mitani, Y
    Satake, H
    2004 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2004, : 341 - 344
  • [38] Channel Hot-Carrier Degradation Characteristics and Trap Activities of High-k/Metal Gate nMOSFETs
    Luo, Weichun
    Yang, Hong
    Wang, Wenwu
    Xu, Hao
    Ren, Shangqing
    Tang, Bo
    Tang, Zhaoyun
    Xu, Jing
    Yan, Jiang
    Zhao, Chao
    Zhao, Dapeng
    Chen, Dapeng
    Ye, Tianchun
    PROCEEDINGS OF THE 2013 20TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2013), 2013, : 666 - 669
  • [39] Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions
    Wu, J
    Juliano, P
    Rosenbaum, E
    MICROELECTRONICS RELIABILITY, 2001, 41 (11) : 1771 - 1779
  • [40] Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions
    Wu, J
    Juliano, P
    Rosenbaum, E
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 287 - 295