Bias dependent physics-based model of low-frequency noise for nanowire type gate-all-around MOSFETs

被引：0
|
作者：
Yi, Boram [1 ]
Yang, Geun Soo [2 ]
Barraud, Sylvain [3 ]
Bervard, Laurent [3 ]
Lee, Jae Woo [4 ]
Yang, Ji-Woon [4 ]
机构：
[1] Samsung Co, Design Enablement Team, Hwaseong, South Korea
[2] Samsung Co, Semicond R&D Ctr, Hwaseong, South Korea
[3] Univ Grenoble Alpes, CEA LETI, Minatec Campus, Grenoble, France
[4] Korea Univ, Dept Elect & Informat Engn, Sejong, South Korea
来源：
SOLID-STATE ELECTRONICS | 2022年 / 189卷
关键词：
Compact model; Gate-all-around MOSFETs; Low-frequency noise; Nanowire MOSFETs; 1/F NOISE;
D O I：
10.1016/j.sse.2021.108223
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this study, the bias dependence of low-frequency noise (LFN) in nanowire type gate-all-around (GAA) MOSFETs was physically modeled. In the model, the inversion carrier density distribution was considered based on the potential in the channel that changes according to the bias. The developed model was verified with measurement data of the fabricated device. The model could help circuit designers to optimize noise performance in analog/RF applications when designing integrated circuits using nanowire-type GAA MOSFETs.
引用
收藏
页数：4
相关论文
共 50 条
  • [21] High-Frequency Gate-All-Around Vertical InAs Nanowire MOSFETs on Si Substrates
    Johansson, Sofia
    Memisevic, Elvedin
    Wernersson, Lars-Erik
    Lind, Erik
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (05) : 518 - 520
  • [22] Physics-based compact model of transient leakage current caused by parasitic bipolar junction transistor in gate-all-around MOSFETs Foreword
    Yi, Boram
    Park, Yeong-Hun
    Yang, Ji-Woon
    SOLID-STATE ELECTRONICS, 2020, 164
  • [23] Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs
    Gu, Jie
    Zhang, Qingzhu
    Wu, Zhenhua
    Yao, Jiaxin
    Zhang, Zhaohao
    Zhu, Xiaohui
    Wang, Guilei
    Li, Junjie
    Zhang, Yongkui
    Cai, Yuwei
    Xu, Renren
    Xu, Gaobo
    Xu, Qiuxia
    Yin, Huaxiang
    Luo, Jun
    Wang, Wenwu
    Ye, Tianchun
    NANOMATERIALS, 2021, 11 (02) : 1 - 11
  • [24] Sensitivity of Gate-All-Around Nanowire MOSFETs to Process Variations-A Comparison With Multigate MOSFETs
    Wu, Yu-Sheng
    Su, Pin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (11) : 3042 - 3047
  • [25] InAs Nanowire Gate-All-Around MOSFETs by Heterogeneous Planar VLS Growth
    Zhang, Chen
    Choi, Wonsik
    Mohseni, Parsian
    Li, Xiuling
    2015 73RD ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2015, : 181 - 182
  • [26] InAs Gate-all-around Nanowire MOSFETs by Top-down Approach
    Wu, H.
    Lou, X. B.
    Si, M.
    Zhang, J. Y.
    Gordon, R. G.
    Tokranov, V.
    Oktyabrsky, S.
    Ye, P. D.
    2014 72ND ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2014, : 213 - +
  • [27] Potential and Quantum Threshold Voltage Modeling of Gate-All-Around Nanowire MOSFETs
    Pandian, M.
    Balamurugan, N.
    Pricilla, A.
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2013, 2013 (2013)
  • [28] Temperature-dependent characteristics of cylindrical gate-all-around twin silicon nanowire MOSFETs (TSNWFETs)
    Cho, Keun Hwi
    Suk, Sung Dae
    Yeoh, Yun Young
    Li, Ming
    Yeo, Kyoung Hwan
    Kim, Dong-Won
    Park, Donggun
    Lee, Won-Seong
    Jung, Young Chai
    Hong, Byung Hak
    Hwang, Sung Woo
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (12) : 1129 - 1131
  • [29] CMOS Compatible Gate-All-Around Vertical Silicon-Nanowire MOSFETs
    Yang, B.
    Buddharaju, K. D.
    Teo, S. H. G.
    Fu, J.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 318 - 321
  • [30] Detailed characterisation of Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures
    Boudier, D.
    Cretu, B.
    Simoen, E.
    Veloso, A.
    Collaert, N.
    SOLID-STATE ELECTRONICS, 2018, 143 : 27 - 32
12345