Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs

被引：17

作者：

Gu, Jie ^{[1
,2
]}

Zhang, Qingzhu ^{[1
]}

Wu, Zhenhua ^{[1
,2
]}

Yao, Jiaxin ^{[1
,2
]}

Zhang, Zhaohao ^{[1
]}

Zhu, Xiaohui ^{[1
,2
]}

Wang, Guilei ^{[1
]}

Li, Junjie ^{[1
,2
]}

Zhang, Yongkui ^{[1
]}

Cai, Yuwei ^{[1
,2
]}

Xu, Renren ^{[1
,2
]}

Xu, Gaobo ^{[1
,2
]}

Xu, Qiuxia ^{[1
]}

Yin, Huaxiang ^{[1
,2
]}

Luo, Jun ^{[1
,2
]}

Wang, Wenwu ^{[1
,2
]}

Ye, Tianchun ^{[1
,2
]}

机构：

[1] Chinese Acad Sci, Inst Microelect, Key Lab Microelect Devices & Integrated Technol, Beijing 100029, Peoples R China

[2] Univ Chinese Acad Sci, Sch Elect Elect & Commun Engn, Beijing 100049, Peoples R China

来源：

NANOMATERIALS | 2021年 / 11卷 / 02期

关键词：

gate-all-around; Si nanowire; cryo-CMOS; one-dimensional hole transport;

D O I：

10.3390/nano11020309

中图分类号：

O6 [化学];

学科分类号：

0703 ;

摘要：

A 16-nm-L-g p-type Gate-all-around (GAA) silicon nanowire (Si NW) metal oxide semiconductor field effect transistor (MOSFET) was fabricated based on the mainstream bulk fin field-effect transistor (FinFET) technology. The temperature dependence of electrical characteristics for normal MOSFET as well as the quantum transport at cryogenic has been investigated systematically. We demonstrate a good gate-control ability and body effect immunity at cryogenic for the GAA Si NW MOSFETs and observe the transport of two-fold degenerate hole sub-bands in the nanowire (110) channel direction sub-band structure experimentally. In addition, the pronounced ballistic transport characteristics were demonstrated in the GAA Si NW MOSFET. Due to the existence of spacers for the typical MOSFET, the quantum interference was also successfully achieved at lower bias.

引用

页码：1 / 11

页数：11

共 50 条

[1] Performance Breakthrough in Gate-All-Around Nanowire n- and p-Type MOSFETs Fabricated on Bulk Silicon Substrate
Song, Yi
Xu, Qiuxia
Luo, Jun
Zhou, Huajie
Niu, Jiebin
Liang, Qingqing
Zhao, Chao
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (07) : 1885 - 1890
[2] Characteristics of Gate-All-Around Silicon Nanowire and Nanosheet MOSFETs with Various Spacers
Kola, Sekhar Reddy
Li, Yiming
Thoti, Narasimhulu
2020 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2020), 2020, : 79 - 82
[3] Structure effects in the gate-all-around silicon nanowire MOSFETs
Liang, Gengchiau
EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 129 - 132
[4] Transport through Single Dopants in Gate-All-Around Silicon Nanowire MOSFETs (SNWFETs)
Hong, B. H.
Jung, Y. C.
Hwang, S. W.
Cho, K. H.
Yeo, K. H.
Yeoh, Y. Y.
Suk, S. D.
Li, M.
Kim, D. -W.
Park, D.
Oh, K. S.
Lee, W. -S.
2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 51 - +
[5] From gate-all-around to nanowire MOSFETs
Colinge, Jean-Pierre
CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
[6] Detailed characterisation of Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures
Boudier, D.
Cretu, B.
Simoen, E.
Veloso, A.
Collaert, N.
SOLID-STATE ELECTRONICS, 2018, 143 : 27 - 32
[7] Subthreshold Swing in Silicon Gate-All-Around Nanowire and Fully Depleted SOI MOSFETs at Cryogenic Temperature
Sekiguchi, Shohei
Ahn, Min-Ju
Mizutani, Tomoko
Saraya, Takuya
Kobayashi, Masaharu
Hiramoto, Toshiro
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 1151 - 1154
[8] Uniaxial Strain Effects on Electron Ballistic Transport in Gate-All-Around Silicon Nanowire MOSFETs
Zhang, Lining
Lou, Haijun
He, Jin
Chan, Mansun
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3829 - 3836
[9] STATIC CHARACTERISTICS OF GATE-ALL-AROUND SOI MOSFETS AT CRYOGENIC TEMPERATURES
SIMOEN, E
CLAEYS, C
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 1995, 148 (02): : 635 - 642
[10] DC CHARACTERISTICS OF GATE-ALL-AROUND (GAA) SILICON-ON-INSULATOR MOSFETS AT CRYOGENIC TEMPERATURES
SIMOEN, E
CLAEYS, C
JOURNAL DE PHYSIQUE IV, 1994, 4 (C6): : 51 - 56

← 1 2 3 4 5 →