共 50 条
- [42] A novel CMOS double-edge triggered flip-flop for low-power applications 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 665 - 668
- [43] Timing-Error-Detecting Dual-Edge-Triggered Flip-Flop Journal of Electronic Testing, 2013, 29 : 545 - 554
- [44] Timing-Error-Detecting Dual-Edge-Triggered Flip-Flop JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (04): : 545 - 554
- [45] Low Power Dual Edge Triggered Flip Flop using Multi Threshold CMOS 2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2016, : 1358 - 1361
- [46] A low-power static dual edge-triggered flip-flop using an output-controlled discharge configuration 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2429 - 2432
- [48] Design and Implementation of Low Power Dual Edge Triggered Flip-Flop Using GDI and TG for High Speed FIR Filter PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 652 - 657
- [49] A PVT variation-tolerant static single-phase clocked dual-edge triggered flip-flop for aggressive voltage scaling IEICE ELECTRONICS EXPRESS, 2019, 16 (20): : 1 - 5
- [50] A low-swing clock double-edge triggered flip-flop 2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, : 183 - 186