Low power dual-edge triggered flip-flop structure in quantum dot cellular automata

被引:40
|
作者
Yang, X. [1 ]
Cai, L. [1 ]
Zhao, X. [1 ]
机构
[1] AF Engn Univ, Coll Sci, Xian 710051, Peoples R China
关键词
Flip flop circuits;
D O I
10.1049/el.2010.1090
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Artificial molecule quantum dot cells are a promising currentless nanotechnology, which can be used for realising fully digital circuits and systems. A dual-edge triggered module and flip-flop sequential circuit are proposed using quantum dot cellular automata (QCA) cells by arranging special clock zones subtly and serially. A D flip-flip case is given to show how a low power dual-edge triggered flip-flop can be realised using quantum dot cell arrays. The proposed structure is promising in building future nanoscale ultra low power information processing systems and may inspire higher clock speed applications in QCA.
引用
收藏
页码:825 / U35
页数:2
相关论文
共 50 条
  • [41] Low-power clock branch sharing double-edge triggered flip-flop
    Zhao, Peiyi
    McNeely, Jason
    Golconda, Pradeep
    Bayoumi, Magdy A.
    Barcenas, Robert A.
    Kuang, Weidong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (03) : 338 - 345
  • [42] A novel CMOS double-edge triggered flip-flop for low-power applications
    Sung, YY
    Chang, RC
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 665 - 668
  • [43] Timing-Error-Detecting Dual-Edge-Triggered Flip-Flop
    Kazuteru Namba
    Takashi Katagiri
    Hideo Ito
    Journal of Electronic Testing, 2013, 29 : 545 - 554
  • [44] Timing-Error-Detecting Dual-Edge-Triggered Flip-Flop
    Namba, Kazuteru
    Katagiri, Takashi
    Ito, Hideo
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (04): : 545 - 554
  • [45] Low Power Dual Edge Triggered Flip Flop using Multi Threshold CMOS
    Kumar, Ashish
    Kumar, Yogendera
    Berwal, Deepak
    2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2016, : 1358 - 1361
  • [46] A low-power static dual edge-triggered flip-flop using an output-controlled discharge configuration
    Phyu, MW
    Goh, WL
    Yeo, KS
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2429 - 2432
  • [47] A low-swing clock double-edge triggered flip-flop
    Kim, C
    Kang, SM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (05) : 648 - 652
  • [48] Design and Implementation of Low Power Dual Edge Triggered Flip-Flop Using GDI and TG for High Speed FIR Filter
    Mukherjee, Biswarup
    Ghosal, Aniruddha
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 652 - 657
  • [49] A PVT variation-tolerant static single-phase clocked dual-edge triggered flip-flop for aggressive voltage scaling
    Lee, Yongmin
    Lee, Yoonmyung
    IEICE ELECTRONICS EXPRESS, 2019, 16 (20): : 1 - 5
  • [50] A low-swing clock double-edge triggered flip-flop
    Kim, C
    Kang, SM
    2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, : 183 - 186