共 50 条
- [21] Two Novel Flip Flop with Level Triggered Reset in Quantum Dot Cellular Automata INTERNATIONAL JOURNAL OF ENGINEERING, 2018, 31 (03): : 415 - 421
- [23] Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme Frontiers of Information Technology & Electronic Engineering, 2016, 17 : 962 - 972
- [25] Design of low-power double-edge triggered flip-flop 2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 126 - 127
- [27] Design of Low-Power Dual Edge-Triggered Retention Flip-Flop for IoT Devices PROCEEDINGS OF RECENT INNOVATIONS IN COMPUTING, ICRIC 2019, 2020, 597 : 841 - 852
- [28] Novel Ultra Low Power Dual Edge Triggered Retention Flip-flop for Transiently Powered Systems 2017 7TH IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2017, : 500 - 504