共 50 条
- [32] A New Structure of Low-Power and Low-Voltage Double-Edge Triggered Flip-Flop PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ENERGY CONVERSION TECHNOLOGIES (ICAECT): INTELLIGENT ENERGY MANAGEMENT: TECHNOLOGIES AND CHALLENGES, 2014, : 118 - 124
- [33] Design of low-power double edge-triggered flip-flop circuit ICIEA 2007: 2ND IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-4, PROCEEDINGS, 2007, : 2054 - 2057
- [35] A Novel Design of Low-Power Double Edge-Triggered Flip-Flop PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT TECHNOLOGIES AND ENGINEERING SYSTEMS (ICITES2013), 2014, 293 : 947 - 955
- [38] A Novel Modified Low Power Pulse Triggered Flip-Flop 2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 482 - 488
- [39] Implementation of the clock edge controllable dual edge-triggered D flip-flop using the cellular neural network Liu, Y.-Y. (yyliu@njfu.edu.cn), 1600, Beijing University of Posts and Telecommunications (36):