Direct Au and Cu wire bonding on Cu/Low-k BEOL

被引:0
|
作者
Banda, P [1 ]
Ho, HM [1 ]
Whelan, C [1 ]
Lam, W [1 ]
Vath, CJ [1 ]
Beyne, E [1 ]
机构
[1] IMEC VZW, B-3001 Louvain, Belgium
关键词
D O I
暂无
中图分类号
O414.1 [热力学];
学科分类号
摘要
The purpose of this work is to develop a technique which allows for direct Cu and Au wire bonding on Cu/Low-k BEOL Si chips. In order to accomplish bond pad cleanliness and minimum oxidation, a thin organic self assembled monolayer (SAM) has been used, which protects the metal surface [1]. A number of organic compounds have been evaluated and the process of application onto Si wafers optimized. The processing of the organic layers is performed at wafer level, before dicing the individual chips, providing protection up to the wire bonding process. Patterned Cu features on oxide have been tested, achieving a close to 100% bond stick rate. Further work is being performed on optimization of the SAM coating process on 8"Si wafers and reliability of the bonds and the coating itself. Direct bonding of Cu and Au wire onto Cu bond pads has been achieved. Preliminary results on various organic coatings for Cu pad protection show promising application of this technology. Moreover, the further broadening of these results to full Cu/Low-k BEOL Si devices has been demonstrated. Ease of manufacturability of the process and reliability of the results, could lead to a trouble-free scaling of this technology into industrial dimension.
引用
收藏
页码:344 / 349
页数:6
相关论文
共 50 条
  • [21] Modeling and characterization of Cu wire bonding process on silicon chip with 45nm node and Cu/low-k structures
    Che, F. X.
    Wai, Leong Ching
    Zhang, Xiaowu
    Chai, T. C.
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 270 - 275
  • [22] Challenges in Low-k Integration of Advanced Cu BEOL Beyond 14 nm Node
    Inoue, Naoya
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [23] BEOL process integration with Cu/SiCOH (k=2.8) low-k interconnects at 65 nm groundrules
    Fukasawa, M
    Lane, S
    Angyal, M
    Chanda, K
    Chen, F
    Christiansen, C
    Fitzsimmons, J
    Gill, J
    Ida, K
    Inoue, K
    Kumar, K
    Li, B
    McLaughlin, P
    Melville, I
    Minami, M
    Nguyen, S
    Penny, C
    Sakamoto, A
    Shimooka, Y
    Ono, M
    McHerron, D
    Nogami, T
    Ivers, T
    PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 9 - 11
  • [24] Cu low k device wire bonding process modeling
    Wang, ZhiJie
    Huang, Vito
    Yao, SuYing
    He, Zhili
    Jiang, Y. W.
    Zhang, C. L.
    Cao, Peline
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 234 - +
  • [25] Transient simulation of wire pull test on Cu/low-K wafers
    Yeh, Chang-Lin
    Lai, Yi-Shao
    Kao, Chin-Li
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (03): : 631 - 638
  • [26] A high performance 0.13μm SOICMOS technology with Cu interconnects and low-k BEOL dielectric
    Smeys, P
    McGahay, V
    Yang, I
    Adkisson, J
    Beyer, K
    Bula, O
    Chen, Z
    Chu, B
    Culp, J
    Das, S
    Eckert, A
    Hadel, L
    Hargrove, M
    Herman, J
    Lin, L
    Mann, R
    Maciejewski, E
    Narasimha, S
    O'Neill, P
    Rauch, S
    Ryan, D
    Toomey, J
    Tsou, L
    Varekamp, P
    Wachnik, R
    Wagner, T
    Wu, S
    Yu, C
    Agnello, P
    Connolly, J
    Crowder, S
    Davis, C
    Ferguson, R
    Sekiguchi, A
    Su, L
    Goldblatt, R
    Chen, TC
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 184 - 185
  • [27] Comprehensive reliability evaluation of a 90 mn CMOS technology with Cu/PECVD low-K BEOL
    Edelstein, D
    Rathore, H
    Davis, C
    Clevenger, L
    Cowley, A
    Nogami, T
    Agarwala, B
    Arai, S
    Carbone, A
    Chanda, K
    Chen, F
    Cohen, S
    Cote, W
    Cullinan, M
    Dalton, T
    Das, S
    Davis, P
    Demarest, J
    Dunn, D
    Dziobkowski, C
    Filippi, R
    Fitzsimmons, J
    Flaitz, P
    Gates, S
    Gill, J
    Grill, A
    Hawken, D
    Ida, K
    Klaus, D
    Klymko, N
    Lane, M
    Lane, S
    Lee, J
    Landers, W
    Li, WK
    Lin, YH
    Liniger, E
    Liu, XH
    Madan, A
    Malhotra, S
    Martin, J
    Molis, S
    Muzzy, C
    Nguyen, D
    Nguyen, S
    Ono, M
    Parks, C
    Questad, D
    Restaino, D
    Sakamoto, A
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 316 - 319
  • [28] Technology reliability qualification of a 65nm CMOS Cu/Low-k BEOL interconnect
    Chen, F.
    Li, B.
    Lee, T.
    Christiansen, C.
    Gill, J.
    Angyal, M.
    Shinosky, M.
    Burke, C.
    Hasting, W.
    Austin, R.
    Sullivan, T.
    Badami, D.
    Aitken, J.
    IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 97 - +
  • [29] Interfacial Fracture Analysis of CMOS Cu/Low-k BEOL Interconnect in Advanced Packaging Structures
    Lee, Chang-Chun
    Chiu, Chien-Chia
    Hsia, Chin-Chiu
    Chiang, Kuo-Ning
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (01): : 53 - 61
  • [30] Robust Low-k Film with Sub-nm Pores and High Carbon Content for Highly Reliable Cu/Low-k BEOL Modules
    Inoue, N.
    Tagami, M.
    Ito, F.
    Yamamoto, H.
    Kawahara, J.
    Soda, E.
    Shobha, H.
    Gates, S.
    Cohen, S.
    Liniger, E.
    Madan, A.
    Protzman, J.
    Ryan, E. T.
    Ryan, V.
    Ueki, M.
    Hayashi, Y.
    Spooner, T.
    2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,