Direct Au and Cu wire bonding on Cu/Low-k BEOL

被引:0
|
作者
Banda, P [1 ]
Ho, HM [1 ]
Whelan, C [1 ]
Lam, W [1 ]
Vath, CJ [1 ]
Beyne, E [1 ]
机构
[1] IMEC VZW, B-3001 Louvain, Belgium
关键词
D O I
暂无
中图分类号
O414.1 [热力学];
学科分类号
摘要
The purpose of this work is to develop a technique which allows for direct Cu and Au wire bonding on Cu/Low-k BEOL Si chips. In order to accomplish bond pad cleanliness and minimum oxidation, a thin organic self assembled monolayer (SAM) has been used, which protects the metal surface [1]. A number of organic compounds have been evaluated and the process of application onto Si wafers optimized. The processing of the organic layers is performed at wafer level, before dicing the individual chips, providing protection up to the wire bonding process. Patterned Cu features on oxide have been tested, achieving a close to 100% bond stick rate. Further work is being performed on optimization of the SAM coating process on 8"Si wafers and reliability of the bonds and the coating itself. Direct bonding of Cu and Au wire onto Cu bond pads has been achieved. Preliminary results on various organic coatings for Cu pad protection show promising application of this technology. Moreover, the further broadening of these results to full Cu/Low-k BEOL Si devices has been demonstrated. Ease of manufacturability of the process and reliability of the results, could lead to a trouble-free scaling of this technology into industrial dimension.
引用
收藏
页码:344 / 349
页数:6
相关论文
共 50 条
  • [41] Wire-bonding process development for low-k materials
    Tan, J
    Zhong, ZW
    Ho, HM
    MICROELECTRONIC ENGINEERING, 2005, 81 (01) : 75 - 82
  • [42] Optimization of wire bonding over Cu-low K pad stack
    Brunner, JW
    Keller, F
    Pan, T
    2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 136 - 140
  • [43] Conduction processes in Cu/low-k interconnection
    Bersuker, G., 2000, IEEE, Piscataway, NJ, United States
  • [44] Lithographic implications for Cu/low-k integration
    Mih, R
    Chen, N
    Jantzen, K
    Marsh, J
    Schneider, S
    OPTICAL MICROLITHOGRAPHY XII, PTS 1 AND 2, 1999, 3679 : 827 - 838
  • [45] Techniques to improve Cu/low-k integration
    Shannon, V
    SOLID STATE TECHNOLOGY, 2001, : S22 - +
  • [46] Innovations needed for Cu/low-k integration
    不详
    SOLID STATE TECHNOLOGY, 2001, 44 (04) : 30 - +
  • [47] Role of Cu in TDDB of low-k dielectrics
    Lloyd, J. R.
    Ponoth, S.
    Liniger, E.
    Cohen, S.
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 410 - +
  • [48] A Cu electroplating solution for porous Low-k/Cu damascene interconnects
    Shimoyama, Masashi
    Chikaki, Shinichi
    Yagi, Ryotaro
    Kohmura, Kazuo
    Tanaka, Hirofumi
    Fujii, Nobutoshi
    Nakayama, Takahiro
    Ono, Tetsuo
    Ishikawa, Akira
    Matsuo, Hisanori
    Kinoshita, Keizo
    Kikkawa, Takamaro
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2007, 154 (12) : D692 - D696
  • [49] Demonstration of a Sub-micron Damascene Cu/Low-k Mechanical Sensor to Monitor Stress in BEOL Metallization
    Wilson, C. J.
    Croes, K.
    Tokei, Zs
    Beyer, G. P.
    Horsfall, A. B.
    O'Neill, A. G.
    ICMTS 2009: 2009 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2009, : 31 - +
  • [50] Effects of fluoride residue on Cu agglomeration in Cu/low-k interconnects
    Kobayashi, Y.
    Ozaki, S.
    Iba, Y.
    Nakata, Y.
    Nakamura, T.
    MICROELECTRONIC ENGINEERING, 2011, 88 (05) : 620 - 622