A highly reliable butterfly PUF in SRAM-based FPGAs

被引：17

作者：

Xu, Xiumin ^{[1
]}

Liang, Huaguo ^{[1
]}

Huang, Zhengfeng ^{[1
]}

Jiang, Cuiyun ^{[2
]}

Ouyang, Yiming ^{[3
]}

Fang, Xiangsheng ^{[4
]}

Ni, Tianming ^{[1
]}

Yi, Maoxiang ^{[1
]}

机构：

[1] Hefei Univ Technol, Sch Elect Sci & Appl Phys, 193 Tunxi Rd, Hefei 230009, Anhui, Peoples R China

[2] Hefei Univ Technol, Sch Math, 193 Tunxi Rd, Hefei 230009, Anhui, Peoples R China

[3] Hefei Univ Technol, Sch Comp & Informat, 193 Tunxi Rd, Hefei 230009, Anhui, Peoples R China

[4] Anhui Inst Econ Management, Dept Informat Project, 115 Wangjiang Rd, Hefei 230051, Anhui, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 14期

基金：

中国国家自然科学基金;

关键词：

physically unclonable function (PUF); SRAM-based FPGAs; delay difference test; selective mapping; highly reliable; IDENTIFICATION GENERATOR;

D O I：

10.1587/elex.14.20170551

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a butterfly physically unclonable function (PUF) implementation in SRAM-based field programmable gate arrays (FPGAs). To avoid output instability, we propose a delay difference test to identify reliable slices (mapped to which butterfly PUF cells are highly reliable) and then PUF reliability is significantly improved by selective mapping PUF cells to reliable slices, which is validated in experimental results.

引用

页码：1 / 6

页数：6

共 50 条

[1] A Dynamic Highly Reliable SRAM-Based PUF Retaining Memory Function
Zhang, Hu
Wang, Chenghua
Yan, Chenggang
Cui, Yijun
Gu, Chongyan
O'Neill, Maire
Liu, Weiqiang
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[2] SRAM-Based PUF Readouts
Vinagrero, Sergio
Martin, Honorio
de Bignicourt, Alice
Vatajelu, Elena-Ioana
Di Natale, Giorgio
SCIENTIFIC DATA, 2023, 10 (01)
[3] SRAM-Based PUF Readouts
Sergio Vinagrero
Honorio Martin
Alice de Bignicourt
Elena-Ioana Vatajelu
Giorgio Di Natale
Scientific Data, 10
[4] A Reliable Fault Classifier for Dependable Systems on SRAM-based FPGAs
Bolchini, Cristiana
Sandionigi, Chiara
Fossati, Luca
Codinachs, David Merodio
2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
[5] Towards a Highly Reliable SRAM-based PUFs
Vatajelu, Elena Ioana
Di Natale, Giorgio
Prinetto, Paolo
PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 273 - 276
[6] A High Reliable SRAM-Based PUF With Enhanced Challenge-Response Space
Lu, Lu
Kim, Tony Tae-Hyoung
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (02) : 589 - 593
[7] SRAM-based FPGAs cut to the core
Dipert, B
EDN, 2000, 45 (13) : 26 - 26
[8] Attacking an SRAM-based PUF through Wearout
Roelke, Alec
Stan, Mircea R.
2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 206 - 211
[9] Soft error mitigation for SRAM-based FPGAs
Asadi, GH
Tahoori, MB
23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 207 - 212
[10] Delay calculation method for SRAM-based FPGAs
Katayama, M
Takahara, A
Miyazaki, T
Fukami, K
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (10): : 1789 - 1794

← 1 2 3 4 5 →