A highly reliable butterfly PUF in SRAM-based FPGAs

被引：17

作者：

Xu, Xiumin ^{[1
]}

Liang, Huaguo ^{[1
]}

Huang, Zhengfeng ^{[1
]}

Jiang, Cuiyun ^{[2
]}

Ouyang, Yiming ^{[3
]}

Fang, Xiangsheng ^{[4
]}

Ni, Tianming ^{[1
]}

Yi, Maoxiang ^{[1
]}

机构：

[1] Hefei Univ Technol, Sch Elect Sci & Appl Phys, 193 Tunxi Rd, Hefei 230009, Anhui, Peoples R China

[2] Hefei Univ Technol, Sch Math, 193 Tunxi Rd, Hefei 230009, Anhui, Peoples R China

[3] Hefei Univ Technol, Sch Comp & Informat, 193 Tunxi Rd, Hefei 230009, Anhui, Peoples R China

[4] Anhui Inst Econ Management, Dept Informat Project, 115 Wangjiang Rd, Hefei 230051, Anhui, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 14期

基金：

中国国家自然科学基金;

关键词：

physically unclonable function (PUF); SRAM-based FPGAs; delay difference test; selective mapping; highly reliable; IDENTIFICATION GENERATOR;

D O I：

10.1587/elex.14.20170551

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a butterfly physically unclonable function (PUF) implementation in SRAM-based field programmable gate arrays (FPGAs). To avoid output instability, we propose a delay difference test to identify reliable slices (mapped to which butterfly PUF cells are highly reliable) and then PUF reliability is significantly improved by selective mapping PUF cells to reliable slices, which is validated in experimental results.

引用

页码：1 / 6

页数：6

共 50 条

[21] A fault injection tool for SRAM-based FPGAs
Alderighi, M
D'Angelo, S
Mancini, M
Sechi, GR
9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 129 - 133
[22] Analyzing SEU effects in SRAM-based FPGAs
Violante, M
Ceschia, M
Reorda, MS
Paccagnella, A
Bernardi, P
Rebaudengo, M
Bortolato, D
Bellato, M
Zambolin, P
Candelori, A
9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 119 - 123
[23] A structural test methodology for SRAM-Based FPGAs
Renovell, M
15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 385 - 385
[24] A Reliable Near-Threshold Voltage SRAM-Based PUF Utilizing Weight Detection Technique
Chiou, Lih-Yih
Huang, Jing-Yu
Li, Chi-Kuan
Tsai, Chen-Chung
2021 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2021,
[25] Validation Techniques for Fault Emulation of SRAM-based FPGAs
Quinn, Heather
Wirthlin, Michael
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2015, 62 (04) : 1487 - 1500
[26] A Survey of Diagnosis Method for Interconnect in SRAM-Based FPGAs
Jie, Zhang
Na, Zhang
Zhu XuMing
Yong, Guan
Liu, Yongmei
ADVANCED MATERIALS AND COMPUTER SCIENCE, PTS 1-3, 2011, 474-476 : 1949 - +
[27] SRAM-Based FPGAs: Testing the Embedded RAM Modules
M. Renovell
J.M. Portal
J. Figueras
Y. Zorian
Journal of Electronic Testing, 1999, 14 : 159 - 167
[28] Evaluation of Fault Attack Detection on SRAM-based FPGAs
Benevenuti, Fabio
Kastensmidt, Fernanda Lima
2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017), 2017,
[29] A Novel Power Estimation Framework for SRAM-Based FPGAs
Wang, Shuo
Chen, Lei
Wen, Zhiping
Chu, Peng
Wang, Lei
2009 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2009), 2009, : 444 - 447
[30] Modeling and Testing the Interconnect Resources of SRAM-Based FPGAs
Wang, Shuo
Wen, Zhiping
Chen, Lei
Wang, Lei
Liu, Zengrong
ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 295 - 298

← 1 2 3 4 5 →