A highly reliable butterfly PUF in SRAM-based FPGAs

被引：17

作者：

Xu, Xiumin ^{[1
]}

Liang, Huaguo ^{[1
]}

Huang, Zhengfeng ^{[1
]}

Jiang, Cuiyun ^{[2
]}

Ouyang, Yiming ^{[3
]}

Fang, Xiangsheng ^{[4
]}

Ni, Tianming ^{[1
]}

Yi, Maoxiang ^{[1
]}

机构：

[1] Hefei Univ Technol, Sch Elect Sci & Appl Phys, 193 Tunxi Rd, Hefei 230009, Anhui, Peoples R China

[2] Hefei Univ Technol, Sch Math, 193 Tunxi Rd, Hefei 230009, Anhui, Peoples R China

[3] Hefei Univ Technol, Sch Comp & Informat, 193 Tunxi Rd, Hefei 230009, Anhui, Peoples R China

[4] Anhui Inst Econ Management, Dept Informat Project, 115 Wangjiang Rd, Hefei 230051, Anhui, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2017年 / 14卷 / 14期

基金：

中国国家自然科学基金;

关键词：

physically unclonable function (PUF); SRAM-based FPGAs; delay difference test; selective mapping; highly reliable; IDENTIFICATION GENERATOR;

D O I：

10.1587/elex.14.20170551

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a butterfly physically unclonable function (PUF) implementation in SRAM-based field programmable gate arrays (FPGAs). To avoid output instability, we propose a delay difference test to identify reliable slices (mapped to which butterfly PUF cells are highly reliable) and then PUF reliability is significantly improved by selective mapping PUF cells to reliable slices, which is validated in experimental results.

引用

页码：1 / 6

页数：6

共 50 条

[31] Efficient estimation of SEU effects in SRAM-based FPGAs
Reorda, MS
Sterpone, L
Violante, M
11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2005, : 54 - 59
[32] Characterization of Interconnect Fault Effects in SRAM-based FPGAs
Fibich, Christian
Horauer, Martin
Obermaisser, Roman
2023 26TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, DDECS, 2023, : 65 - 68
[33] A Methodology for Characterization of SET Propagation in SRAM-Based FPGAs
Liang, Huaguo
Xu, Xiumin
Huang, Zhengfeng
Jiang, Cuiyun
Lu, Yingchun
Yan, Aibin
Ni, Tianming
Ouyang, Yiming
Yi, Maoxiang
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2016, 63 (06) : 2985 - 2992
[34] Fast reliability evaluation for SRAM-based spaceborne FPGAs
Zhao, Lei
Wang, Zulin
Zhou, Lina
Yang, Lan
Beijing Hangkong Hangtian Daxue Xuebao/Journal of Beijing University of Aeronautics and Astronautics, 2013, 39 (07): : 863 - 868
[35] SRAM-based FPGAs: Testing the embedded RAM modules
Renovell, M
Portal, JM
Figueras, J
Zorian, Y
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 14 (1-2): : 159 - 167
[36] Self Rerouting of Dynamically Reconfigurable SRAM-based FPGAs
Bozzoli, Ludovica
Sterpone, Luca
2017 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2017, : 77 - 84
[37] SRAM-based FPGAs: Testing the embedded RAM modules
Renovell, Michel
Portal, Jean-Michel
Figueras, Joan
Zorian, Yervant
Journal of Electronic Testing: Theory and Applications (JETTA), 1999, 14 (01): : 159 - 167
[38] Analysis of the robustness of the TMR architecture in SRAM-based FPGAs
Sterpone, L
Violante, M
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2005, 52 (05) : 1545 - 1549
[39] Redundant-Configuration Scrubbing of SRAM-Based FPGAs
Giordano, Raffaele
Perrella, Sabrina
Izzo, Vincenzo
Milluzzo, Giuliana
Aloisio, Alberto
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (09) : 2497 - 2504
[40] A Flexible Inexact TMR Technique for SRAM-based FPGAs
Venkataraman, Shyamsundar
Santos, Rui
Kumar, Akash
PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 810 - 813

← 1 2 3 4 5 →