A Reliable Fault Classifier for Dependable Systems on SRAM-based FPGAs

被引：0

作者：

Bolchini, Cristiana ^{[1
]}

Sandionigi, Chiara ^{[1
]}

Fossati, Luca ^{[2
]}

Codinachs, David Merodio ^{[2
]}

机构：

[1] Politecn Milan, Dipartimento Elettron & Informaz, I-20133 Milan, Italy

[2] European Space Agcy, NL-2200 AG Noordwijk, Netherlands

来源：

2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an algorithm for the discrimination of faults in FPGAs based on their recovery possibility; some faults can be recovered by reconfiguring the faulty part of the device, others have a destructive effect. After classification has been carried out, the suitable fault recovery strategy is applied, with the final aim of enabling the exploitation of FPGAs, in particular SRAM-based ones, for critical applications, such as the ones in the space environment. In this scenario, we investigate the reliable implementation of the fault classification algorithm, that can be so integrated in an overall reliable system.

引用

页数：6

共 50 条

[1] Designing fault tolerant systems into SRAM-based FPGAs
Lima, F
Carro, L
Reis, R
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 650 - 655
[2] Fault Modeling and Characteristics of SRAM-Based FPGAs
Jing, Naifeng
Lee, Ju-Yueh
Zhang, Chun
Tong, Jiarong
Mao, Zhigang
He, Lei
FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 279 - 279
[3] A fault injection tool for SRAM-based FPGAs
Alderighi, M
D'Angelo, S
Mancini, M
Sechi, GR
9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 129 - 133
[4] A highly reliable butterfly PUF in SRAM-based FPGAs
Xu, Xiumin
Liang, Huaguo
Huang, Zhengfeng
Jiang, Cuiyun
Ouyang, Yiming
Fang, Xiangsheng
Ni, Tianming
Yi, Maoxiang
IEICE ELECTRONICS EXPRESS, 2017, 14 (14): : 1 - 6
[5] Validation Techniques for Fault Emulation of SRAM-based FPGAs
Quinn, Heather
Wirthlin, Michael
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2015, 62 (04) : 1487 - 1500
[6] Evaluation of Fault Attack Detection on SRAM-based FPGAs
Benevenuti, Fabio
Kastensmidt, Fernanda Lima
2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017), 2017,
[7] Characterization of Interconnect Fault Effects in SRAM-based FPGAs
Fibich, Christian
Horauer, Martin
Obermaisser, Roman
2023 26TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, DDECS, 2023, : 65 - 68
[8] Automatic Design of Fault-Tolerant Systems for VHDL and SRAM-based FPGAs
Lojda, Jakub
Panek, Richard
Kotasek, Zdenek
2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 549 - 552
[9] Evaluating different solutions to design fault tolerant systems with SRAM-based FPGAs
Sterpone, L.
Reorda, M. Sonza
Violante, M.
Kastensmidt, F. Lima
Carro, L.
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (01): : 47 - 54
[10] Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs
L. Sterpone
M. Sonza Reorda
M. Violante
F. Lima Kastensmidt
L. Carro
Journal of Electronic Testing, 2007, 23 : 47 - 54

← 1 2 3 4 5 →