A Reliable Fault Classifier for Dependable Systems on SRAM-based FPGAs

被引：0

作者：

Bolchini, Cristiana ^{[1
]}

Sandionigi, Chiara ^{[1
]}

Fossati, Luca ^{[2
]}

Codinachs, David Merodio ^{[2
]}

机构：

[1] Politecn Milan, Dipartimento Elettron & Informaz, I-20133 Milan, Italy

[2] European Space Agcy, NL-2200 AG Noordwijk, Netherlands

来源：

2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an algorithm for the discrimination of faults in FPGAs based on their recovery possibility; some faults can be recovered by reconfiguring the faulty part of the device, others have a destructive effect. After classification has been carried out, the suitable fault recovery strategy is applied, with the final aim of enabling the exploitation of FPGAs, in particular SRAM-based ones, for critical applications, such as the ones in the space environment. In this scenario, we investigate the reliable implementation of the fault classification algorithm, that can be so integrated in an overall reliable system.

引用

页数：6

共 50 条

[21] A Fast Fault Injection Platform of Multiple SEUs for SRAM-Based FPGAs
Zhang, Rongsheng
Xiao, Liyi
Li, Jie
Cao, Xuebing
Qi, Chunhua
Wang, Mingjiang
2017 PROGNOSTICS AND SYSTEM HEALTH MANAGEMENT CONFERENCE (PHM-HARBIN), 2017, : 213 - 217
[22] Evaluation of fault-tolerant designs implemented on SRAM-Based FPGAs
Asadi, G
Mirema, SG
Zarandi, HR
Ejlali, A
10TH IEEE PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2004, : 327 - 332
[23] A New Fault-Tolerant Architecture for CLBs in SRAM-based FPGAs
Ben Dhia, Arwa
Naviner, Lirida
Matherat, Philippe
2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 761 - 764
[24] A fast fault injection platform of multiple SEUs for SRAM-based FPGAs
Zhang, Rongsheng
Xiao, Liyi
Li, Jie
Cao, Xuebing
Qi, Chunhua
Li, Jiaqiang
Wang, Mingjiang
MICROELECTRONICS RELIABILITY, 2018, 82 : 147 - 152
[25] An Automated Fault Injection for Evaluation of LUTs Robustness in SRAM-Based FPGAs
Souari, Anis
Thibeault, Claude
Blaquiere, Yves
Velazco, Raoul
PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
[26] A Fault Analysis and Classifier Framework for Reliability-aware SRAM-based FPGA Systems
Bolchini, Cristiana
Castro, Fabrizio
Miele, Antonio
IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS, 2009, : 173 - 181
[27] Bitstream-Level Interconnect Fault Characterization for SRAM-based FPGAs
Fibich, Christian
Horauer, Martin
Obermaisser, Roman
2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
[28] Comparison of Fault-Tolerant Fabless CLBs In SRAM-based FPGAs
Ben Dhia, Arwa
Naviner, Lirida
Matherat, Philippe
2013 14TH IEEE LATIN-AMERICAN TEST WORKSHOP (LATW2013), 2013,
[29] SRAM-based FPGAs cut to the core
Dipert, B
EDN, 2000, 45 (13) : 26 - 26
[30] Bitstream Fault Injections (BiFI)-Automated Fault Attacks Against SRAM-Based FPGAs
Swierczynski, Pawel
Becker, Georg T.
Moradi, Amir
Paar, Christof
IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (03) : 348 - 360

← 1 2 3 4 5 →