Modeling Random Clock Jitter Effect of High-Speed Current-Steering NRZ and RZ DAC

被引：9
|
作者：
Kim, Seonggeon [1 ]
Lee, Kang-Yoon [2 ]
Lee, Minjae [1 ]
机构：
[1] Gwangju Inst Sci & Technol, Sch Elect Engn & Comp Sci, Gwangju 123, South Korea
[2] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon 440746, South Korea
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2018年 / 65卷 / 09期
基金：
新加坡国家研究基金会;
关键词：
Digital-to-analog converter (DAC); currentsteering (CS); return-to-zero (RZ); signal-to-noise ratio (SNR); random clock jitter; low-pass filter (LPF); high-pass filter (HPF); TO-ANALOG CONVERTERS; TIMING JITTER;
D O I：
10.1109/TCSI.2018.2821198
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, signal-to-noise ratio (SNR) degradation from random clock jitter in a current-steering digitalto- analog converter (CS-DAC) is analyzed based on a timing-to-amplitude error conversion method. A closed-form equation is derived to predict SNR for white noise clock jitter (WN-J) and low-pass filtered clock jitter (LPF-J) in nonreturn- to-zero (NRZ) and return-to-zero (RZ) DAC. Especially for the clock source with LPF-J, our equation predicts that the return-to-zero (RZ) DAC SNR is better than what the conventional analysis foresees due to the high-pass filter function derived in our analysis. Our analysis completely captures both WN-J and LPF-J in NRZ and RZ DAC, and is verified in both MATLAB simulation and measurement with the difference of less than 2 dB.
引用
收藏
页码：2832 / 2841
页数：10
相关论文
共 50 条
  • [1] A direct digital frequency synthesizer with high-speed current-steering DAC
    Yu Jinshan
    Fu Dongbing
    Li Ruzhang
    Yao Yafeng
    Yan Gang
    Liu Jun
    Zhang Ruitao
    Yu Zhou
    Li Tun
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (10)
  • [2] A direct digital frequency synthesizer with high-speed current-steering DAC
    余金山
    付东兵
    李儒章
    姚亚峰
    严刚
    刘军
    张瑞涛
    俞宙
    李暾
    半导体学报, 2009, 30 (10) : 86 - 93
  • [3] Current Switch Driver and Current Source Designs for High-speed Current-steering DAC
    Luo Fang-Jie
    Yin Yong-Sheng
    Liang Shang-Quan
    Gao Ming-Lun
    2008 2ND INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION, 2008, : 364 - 367
  • [4] A 12-bit Segmented Current-Steering DAC With High-Speed Deserializer
    Qin, Rongxing
    You, Fei
    Ma, Mingming
    He, Qian
    He, Songbai
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2782 - 2786
  • [5] Linearization for High-Speed Current-Steering DACs Using Neural Networks
    Beauchamp, Daniel
    Chugg, Keith M.
    2021 IEEE 12TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEM (LASCAS), 2021,
  • [6] Clock extraction using an optoelectronic oscillator from high-speed NRZ signal and NRZ-to-RZ format transformation
    Huo, L
    Dong, Y
    Lou, CY
    Gao, YZ
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2003, 15 (07) : 981 - 983
  • [7] Resistive Correction of Low Output Impedance High-Speed Current-Steering DACs
    Leuenberger, Spencer
    Waters, Allen
    Moon, Un-Ku
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 459 - 462
  • [8] NRZ-to-RZ data conversion using high-speed OR/AND
    Schwanke, Bob
    Nellis, Keith
    Electronic Products (Garden City, New York), 2009, 51 (01):
  • [9] Modeling and realisation of high accuracy, high speed current-steering CMOS D/A converters
    Van den Bosch, A
    Borremans, M
    Vandenbussche, J
    Van der Plas, G
    Steyaert, M
    Gielen, G
    Sansen, W
    MEASUREMENT, 2000, 28 (02) : 123 - 138
  • [10] CMOS 8-Bit Current-Steering Digital Random Return to Zero DAC
    Mathurkar, Piyush K.
    Mali, Madan B.
    ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 615 - 622
12345