Modeling Random Clock Jitter Effect of High-Speed Current-Steering NRZ and RZ DAC

被引：9
|
作者：
Kim, Seonggeon [1 ]
Lee, Kang-Yoon [2 ]
Lee, Minjae [1 ]
机构：
[1] Gwangju Inst Sci & Technol, Sch Elect Engn & Comp Sci, Gwangju 123, South Korea
[2] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon 440746, South Korea
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2018年 / 65卷 / 09期
基金：
新加坡国家研究基金会;
关键词：
Digital-to-analog converter (DAC); currentsteering (CS); return-to-zero (RZ); signal-to-noise ratio (SNR); random clock jitter; low-pass filter (LPF); high-pass filter (HPF); TO-ANALOG CONVERTERS; TIMING JITTER;
D O I：
10.1109/TCSI.2018.2821198
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, signal-to-noise ratio (SNR) degradation from random clock jitter in a current-steering digitalto- analog converter (CS-DAC) is analyzed based on a timing-to-amplitude error conversion method. A closed-form equation is derived to predict SNR for white noise clock jitter (WN-J) and low-pass filtered clock jitter (LPF-J) in nonreturn- to-zero (NRZ) and return-to-zero (RZ) DAC. Especially for the clock source with LPF-J, our equation predicts that the return-to-zero (RZ) DAC SNR is better than what the conventional analysis foresees due to the high-pass filter function derived in our analysis. Our analysis completely captures both WN-J and LPF-J in NRZ and RZ DAC, and is verified in both MATLAB simulation and measurement with the difference of less than 2 dB.
引用
收藏
页码：2832 / 2841
页数：10
相关论文
共 50 条
  • [11] A high output swing current-steering DAC using voltage controlled current source
    Huang, Qinjin
    Yu, Fengqi
    MICROELECTRONICS JOURNAL, 2017, 68 : 32 - 39
  • [12] Enhanced ISI Analysis and Fast Circuit Simulation of High-Speed Current-Steering DACs
    Kim, Subin
    Galton, Ian
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025,
  • [13] New Sequence Switching and Layout Technique for High-Speed High-Accuracy Current-Steering DACs
    Zeng, Tao
    Chen, Degang
    NAECON: PROCEEDINGS OF THE IEEE 2009 NATIONAL AEROSPACE & ELECTRONICS CONFERENCE, 2009, : 256 - 259
  • [14] Random Swapping Dynamic Element Matching Technique for Glitch Energy Minimization in Current-Steering DAC
    Shen, Meng-Hung
    Tsai, Jen-Huan
    Huang, Po-Chiun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (05) : 369 - 373
  • [15] A High-Speed Swing Reduced Driver Suitable for Current-Steering Digital-to-Analog Converters
    Myderrizi, Indrit
    Zeki, Ali
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 635 - +
  • [16] A high-speed, current-steering digital-to-analog converter in 0.6-um CMOS
    Hassanzadeh, MR
    Talebzadeh, J
    Shoaei, M
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 9 - 12
  • [17] Current switch drivers based on high-speed current-steering digital-to-analog converter dynamic performance
    Zhu, Zhang-Ming
    Yang, Yin-Tang
    Liu, Li
    Liu, Lian-Xi
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2004, 31 (05): : 701 - 704
  • [18] Classification for synthesis of high spectral purity current-steering mixing-DAC architectures
    Elbert Bechthum
    Georgi Radulov
    Joost Briaire
    Govert Geelen
    Arthur van Roermund
    Analog Integrated Circuits and Signal Processing, 2015, 85 : 497 - 504
  • [19] Classification for synthesis of high spectral purity current-steering mixing-DAC architectures
    Bechthum, Elbert
    Radulov, Georgi
    Briaire, Joost
    Geelen, Govert
    van Roermund, Arthur
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 85 (03) : 497 - 504
  • [20] High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure
    Mao, Wei
    Li, Yongfu
    Heng, Chun-Huat
    Lian, Yong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (05) : 995 - 999
12345