Modeling Random Clock Jitter Effect of High-Speed Current-Steering NRZ and RZ DAC

被引:9
|
作者
Kim, Seonggeon [1 ]
Lee, Kang-Yoon [2 ]
Lee, Minjae [1 ]
机构
[1] Gwangju Inst Sci & Technol, Sch Elect Engn & Comp Sci, Gwangju 123, South Korea
[2] Sungkyunkwan Univ, Coll Informat & Commun Engn, Suwon 440746, South Korea
基金
新加坡国家研究基金会;
关键词
Digital-to-analog converter (DAC); currentsteering (CS); return-to-zero (RZ); signal-to-noise ratio (SNR); random clock jitter; low-pass filter (LPF); high-pass filter (HPF); TO-ANALOG CONVERTERS; TIMING JITTER;
D O I
10.1109/TCSI.2018.2821198
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, signal-to-noise ratio (SNR) degradation from random clock jitter in a current-steering digitalto- analog converter (CS-DAC) is analyzed based on a timing-to-amplitude error conversion method. A closed-form equation is derived to predict SNR for white noise clock jitter (WN-J) and low-pass filtered clock jitter (LPF-J) in nonreturn- to-zero (NRZ) and return-to-zero (RZ) DAC. Especially for the clock source with LPF-J, our equation predicts that the return-to-zero (RZ) DAC SNR is better than what the conventional analysis foresees due to the high-pass filter function derived in our analysis. Our analysis completely captures both WN-J and LPF-J in NRZ and RZ DAC, and is verified in both MATLAB simulation and measurement with the difference of less than 2 dB.
引用
收藏
页码:2832 / 2841
页数:10
相关论文
共 50 条
  • [21] Analysis of PLL clock jitter in high-speed serial links
    Hanumolu, PK
    Casper, B
    Mooney, R
    Wei, GY
    Moon, UK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (11) : 879 - 886
  • [22] LOW JITTER, HIGH-SPEED CLOCK SYNCHRONIZER FOR NUCLEAR INSTRUMENTATION
    HOSONO, Y
    HASEGAWA, K
    URANO, T
    NAKAHARA, K
    TAKEUCHI, S
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1986, 33 (01) : 942 - 945
  • [23] Effects of random jitter on high-speed CMOS oscillators
    Chen, YQ
    Koneru, S
    Lee, E
    Geiger, R
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 176 - 180
  • [24] Design of a Current Steering DAC for a High Speed Current Mode SAR ADC
    Elkafrawy, Abdelrahman
    Anders, Jens
    Brueckner, Timon
    Ortmanns, Maurits
    2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 441 - 444
  • [25] Precise Area-Controlled Return-to-Zero Current Steering DAC with Reduced Sensitivity to Clock Jitter
    Maghari, Nima
    Moon, Un-Ku
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 297 - 300
  • [26] Static Digital Pre-Distortion Method for High-Speed Current-Steering Digital-to-Analog Converters
    Valet, Patrick
    Schwingshackl, David
    Gaier, Ulrich
    Tonello, Andrea M.
    29TH AUSTROCHIP WORKSHOP ON MICROELECTRONICS (AUSTROCHIP), 2021, : 1 - 4
  • [27] A 14-bit 320MSPS segmented current-steering D/A converter for high-speed applications
    Liang Shangquan
    Gao Minglun
    Yin Yongsheng
    Deng Honghui
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 111 - 114
  • [28] Device Array Layout Synthesis With Nonlinear Gradient Compensation for a High-Accuracy Current-Steering DAC
    Yu, Tao-Chun
    Fang, Shao-Yun
    Chen, Chia-Ching
    Sun, Yulong
    Chen, Poki
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (04) : 717 - 728
  • [29] Design of Low-Power High-Speed 8 Bit CMOS Current Steering DAC for AI Applications
    Krishna, Banoth
    Gill, Sandeep Singh
    Kumar, Amod
    INTERNATIONAL JOURNAL OF SOFTWARE SCIENCE AND COMPUTATIONAL INTELLIGENCE-IJSSCI, 2022, 14 (01):
  • [30] A 12-bit high performance current-steering DAC using a new binary to thermometer decoder
    Nazari, Masoud
    Sharifi, Leila
    Aghajani, Armin
    Hashemipour, Omid
    2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 1919 - 1924