Triple-Stacked Silicon-on-Insulator Integrated Circuits Using Au/SiO2 Hybrid Bonding

被引：0

作者：

Honda, Yuki ^{[1
]}

Goto, Masahide ^{[1
]}

Watabe, Toshihisa ^{[1
]}

Nanba, Masakazu ^{[1
]}

Iguchi, Yoshinori ^{[1
]}

Saraya, Takuya ^{[2
]}

Kobayashi, Masaharu ^{[2
]}

Higurashi, Eiji ^{[3
]}

Toshiyoshi, Hiroshi ^{[2
]}

Hiramoto, Toshiro ^{[2
]}

机构：

[1] NHK STRL, Tokyo, Japan

[2] Univ Tokyo, Tokyo, Japan

[3] AIST, Tsukuba, Ibaraki, Japan

来源：

2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2019年

关键词：

3D integrated circuits (ICs); CMOS integrated circuits; integrated circuit interconnections; silicon-on-insulator (SOI); wafer bonding; multi wafer stacking;

D O I：

10.1109/S3S46989.2019.9320733

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This study demonstrates a triple-stacking process of a silicon-on-insulator (SOI) wafer by repeating (1) the embedment of 5-mu m-diameter gold (Au) electrode sites in a polished silicon oxide (SiO2) surface, (2) Au/SiO2 hybrid bonding with a thin silicon layer in between, and (3) subsequent lost-wafer processes. Inverters prepared on separate SOI wafers are vertically connected through Au electrodes. Feasibility tests are performed by developing triple-stacked ring oscillators (ROs) with 101 stages. The experimental results confirm a successful RO operation and indicate that the developed process is promising for three-dimensional integrated circuits using the multi-wafer stacking technique.

引用

页数：3

共 50 条

[1] 3-D Silicon-on-Insulator Integrated Circuits With NFET and PFET on Separate Layers Using Au/SiO2 Hybrid Bonding
Goto, Masahide
Hagiwara, Kei
Iguchi, Yoshinori
Ohtake, Hiroshi
Saraya, Takuya
Higurashi, Eiji
Toshiyoshi, Hiroshi
Hiramoto, Toshiro
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (08) : 2886 - 2892
[2] Triple-Stacked Au/SiO2 Hybrid Bonding With 6-μm-Pitch Au Electrodes on Silicon-on-Insulator Substrates Using O2 Plasma Surface Activation for 3-D Integration
Honda, Yuki
Goto, Masahide
Watabe, Toshihisa
Hagiwara, Kei
Nanba, Masakazu
Iguchi, Yoshinori
Saraya, Takuya
Kobayashi, Masaharu
Higurashi, Eiji
Toshiyoshi, Hiroshi
Hiramoto, Toshiro
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (09): : 1904 - 1911
[3] Bonding silicon-on-insulator to glass wafers for integrated bio-electronic circuits
Kim, HS
Blick, RH
Kim, DM
Eom, CB
APPLIED PHYSICS LETTERS, 2004, 85 (12) : 2370 - 2372
[4] Investigation into Cu diffusion at the Cu/SiO2 hybrid bonding interface of 3D stacked integrated circuits
Ayoub, Bassel
Lhostis, Sandrine
Moreau, Stephane
Mattei, Jean-Gabriel
Mukhtarov, Anna
Fremont, Helene
MICROELECTRONICS RELIABILITY, 2023, 143
[5] Three-dimensional integration of fully depleted silicon-on-insulator transistor substrates for CMOS image sensors using Au/SiO2 hybrid bonding and XeF2 etching
Hagiwara, K.
Goto, M.
Iguchi, Y.
Ohtake, H.
Saraya, T.
Toshiyoshi, H.
Higurashi, E.
Hiramoto, T.
SEMICONDUCTOR WAFER BONDING 13: SCIENCE, TECHNOLOGY, AND APPLICATIONS, 2014, 64 (05): : 391 - 396
[6] Behavior of germanium ion-implanted into SiO2 near the bonding interface of a silicon-on-insulator structure
I. E. Tyschenko
M. Voelskow
A. G. Cherkov
V. P. Popov
Semiconductors, 2007, 41 : 291 - 296
[7] Behavior of germanium ion-implanted into SiO2 near the bonding interface of a silicon-on-insulator structure
Tyschenko, I. E.
Voelskow, M.
Cherkov, A. G.
Popov, V. P.
SEMICONDUCTORS, 2007, 41 (03) : 291 - 296
[8] Traps at the bonded SI/SIO2 interface in silicon-on-insulator structures
Antonova, IV
Stano, J
Nikolaev, DV
Naumova, OV
Popov, VP
Skuratov, VA
SEMICONDUCTOR WAFER BONDING VII: SCIENCE, TECHNOLOGY, AND APPLICATIONS, PROCEEDINGS, 2003, 2003 (19): : 64 - 69
[9] IMPROVEMENT OF BONDED SILICON-ON-INSULATOR USING TCE-GROWN OXIDE AS BURIED SIO2
HUANG, QA
CHEN, JN
ZHANG, HZ
TONG, QY
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1993, 32 (6A): : 2854 - 2855
[10] Improvement of bonded silicon-on-insulator using TCE-grown oxide as buried SiO2
Huang, Qing-An, 1600, (32):

← 1 2 3 4 5 →