Triple-Stacked Silicon-on-Insulator Integrated Circuits Using Au/SiO2 Hybrid Bonding

被引：0

作者：

Honda, Yuki ^{[1
]}

Goto, Masahide ^{[1
]}

Watabe, Toshihisa ^{[1
]}

Nanba, Masakazu ^{[1
]}

Iguchi, Yoshinori ^{[1
]}

Saraya, Takuya ^{[2
]}

Kobayashi, Masaharu ^{[2
]}

Higurashi, Eiji ^{[3
]}

Toshiyoshi, Hiroshi ^{[2
]}

Hiramoto, Toshiro ^{[2
]}

机构：

[1] NHK STRL, Tokyo, Japan

[2] Univ Tokyo, Tokyo, Japan

[3] AIST, Tsukuba, Ibaraki, Japan

来源：

2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2019年

关键词：

3D integrated circuits (ICs); CMOS integrated circuits; integrated circuit interconnections; silicon-on-insulator (SOI); wafer bonding; multi wafer stacking;

D O I：

10.1109/S3S46989.2019.9320733

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This study demonstrates a triple-stacking process of a silicon-on-insulator (SOI) wafer by repeating (1) the embedment of 5-mu m-diameter gold (Au) electrode sites in a polished silicon oxide (SiO2) surface, (2) Au/SiO2 hybrid bonding with a thin silicon layer in between, and (3) subsequent lost-wafer processes. Inverters prepared on separate SOI wafers are vertically connected through Au electrodes. Feasibility tests are performed by developing triple-stacked ring oscillators (ROs) with 101 stages. The experimental results confirm a successful RO operation and indicate that the developed process is promising for three-dimensional integrated circuits using the multi-wafer stacking technique.

引用

页数：3

共 50 条

[11] SILICON-ON-INSULATOR MOSFETS FABRICATED ON LASER-ANNEALED POLYSILICON ON SIO2
TASCH, AF
HOLLOWAY, TC
LEE, KF
GIBBONS, JF
ELECTRONICS LETTERS, 1979, 15 (14) : 435 - 437
[12] Three-Dimensional Integrated Circuits with NFET and PFET on Separate Layers Fabricated by Low Temperature Au/SiO2 Hybrid Bonding
Goto, M.
Hagiwara, K.
Iguchi, Y.
Ohtake, H.
Saraya, T.
Higurashi, E.
Toshiyoshi, H.
Hiramoto, T.
2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
[13] Si/SiO2 silicon-on-insulator based scaffold for interfacing with cerebral organoids
Delahanty, Aaron
Shaikh, Sohail Faizan
Salmon, Idris
Andrei, Alexandru
Okudur, Oguzhan Orkut
Gonzalez, Mario
Lagae, Liesbet
Ranga, Adrian
Braeken, Dries
APPLIED PHYSICS LETTERS, 2024, 124 (07)
[14] Silicon-on-insulator structures with a nitrogenated buried SiO2 layer: Preparation and properties
Tyschenko, I. E.
Popov, V. P.
SEMICONDUCTORS, 2011, 45 (03) : 325 - 332
[15] Silicon-on-insulator structures with a nitrogenated buried SiO2 layer: Preparation and properties
I. E. Tyschenko
V. P. Popov
Semiconductors, 2011, 45 : 325 - 332
[16] Fano Resonances in Ultracompact Silicon-on-Insulator Compatible Integrated Photonic-Plasmonic Hybrid Circuits
Qi, Zhipeng
Hu, Guohua
Zheng, Pengfei
Su, Ruigong
Shi, Wenhua
Yun, Binfeng
Zhang, Ruohu
Cui, Yiping
ADVANCED OPTICAL MATERIALS, 2017, 5 (24):
[17] Capacitance-voltage study of silicon-on-insulator structure with an ultrathin buried SiO2 layer fabricated by wafer bonding
Ishikawa, Y
Makita, S
Zhang, JH
Tsuchiya, T
Tabe, M
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1999, 38 (7B): : L789 - L791
[18] Subthreshold characteristics analysis and modeling of fully depleted silicon-on-insulator MOSFETs with high-k SiO2 stacked gate structure
Ke, Dao-ming
Wu, Di
Meng, Jian
Yang, Fei
Wan, Lu-xu
Yang, Jian-guo
Chang, Hong
JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (09)
[19] Carrier accumulation in silicon-on-insulator structures containing Ge nanocrystals in the burried SiO2 layer
Tyschenko, IE
Frantsuzov, AA
Naumova, OV
Fomin, BI
Nikolaev, DV
Popov, VP
GETTERING AND DEFECT ENGINEERING IN SEMICONDUCTOR TECHNOLOGY XI, 2005, 108-109 : 77 - 82
[20] Stacking fault reduction in silicon-on-insulator (SOI) islands produced by selective epitaxial growth (SEG) of silicon using a thermally nitrided SiO2 field insulator
Neudeck, GW
Merritt, KD
Denton, JP
MICROELECTRONIC ENGINEERING, 1997, 36 (1-4) : 391 - 394

← 1 2 3 4 5 →