Triple-Stacked Silicon-on-Insulator Integrated Circuits Using Au/SiO2 Hybrid Bonding

被引：0

作者：

Honda, Yuki ^{[1
]}

Goto, Masahide ^{[1
]}

Watabe, Toshihisa ^{[1
]}

Nanba, Masakazu ^{[1
]}

Iguchi, Yoshinori ^{[1
]}

Saraya, Takuya ^{[2
]}

Kobayashi, Masaharu ^{[2
]}

Higurashi, Eiji ^{[3
]}

Toshiyoshi, Hiroshi ^{[2
]}

Hiramoto, Toshiro ^{[2
]}

机构：

[1] NHK STRL, Tokyo, Japan

[2] Univ Tokyo, Tokyo, Japan

[3] AIST, Tsukuba, Ibaraki, Japan

来源：

2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2019年

关键词：

3D integrated circuits (ICs); CMOS integrated circuits; integrated circuit interconnections; silicon-on-insulator (SOI); wafer bonding; multi wafer stacking;

D O I：

10.1109/S3S46989.2019.9320733

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This study demonstrates a triple-stacking process of a silicon-on-insulator (SOI) wafer by repeating (1) the embedment of 5-mu m-diameter gold (Au) electrode sites in a polished silicon oxide (SiO2) surface, (2) Au/SiO2 hybrid bonding with a thin silicon layer in between, and (3) subsequent lost-wafer processes. Inverters prepared on separate SOI wafers are vertically connected through Au electrodes. Feasibility tests are performed by developing triple-stacked ring oscillators (ROs) with 101 stages. The experimental results confirm a successful RO operation and indicate that the developed process is promising for three-dimensional integrated circuits using the multi-wafer stacking technique.

引用

页数：3

共 50 条

[41] Channel Mobility in GaN Hybrid MOS-HEMT Using SiO2 as Gate Insulator
Fiorenza, Patrick
Greco, Giuseppe
Iucolano, Ferdinando
Patti, Alfonso
Roccaforte, Fabrizio
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (07) : 2893 - 2899
[42] Design and Analysis of 2-μm InGaSb/GaSb Quantum Well Lasers Integrated Onto Silicon-on-Insulator (SOI) Waveguide Circuits Through an Al2O3 Bonding Layer
Li, Xiang
Wang, Hong
Qiao, Zhongliang
Zhang, Yu
Niu, Zhichuan
Tong, Cunzhu
Liu, Chongyang
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2016, 22 (06) : 16 - 22
[43] Au/SiO2 Hybrid Bonding with 6-μm- Pitch Au Electrodes for 3D Structured Image Sensors
Honda, Yuki
Hagiwara, Kei
Goto, Masahide
Watabe, Toshihisa
Nanba, Masakazu
Iguchi, Yoshinori
Saraya, Takuya
Kobayashi, Masaharu
Toshiyoshi, Hiroshi
Higurashi, Eiji
Hiramoto, Toshiro
SEMICONDUCTOR WAFER BONDING: SCIENCE, TECHNOLOGY AND APPLICATIONS 14, 2016, 75 (09): : 103 - 106
[44] CHARACTERIZATION OF BEAM-RECRYSTALLIZED SI FILMS AND THEIR SI/SIO2 INTERFACES IN SILICON-ON-INSULATOR STRUCTURES - THE VERY THIN SI FILM CASE
VU, DP
PFISTER, JC
APPLIED PHYSICS LETTERS, 1988, 52 (01) : 45 - 47
[45] Two-gate transistor for the study of Si/SiO2 interface in silicon-on-insulator nano-channel and nanocrystalline Si memory device
Hinds, Bruce J.
Nishiguchi, Katsuhiko
Dutta, Amit
Yamanaka, Takayuki
Hatanani, Shigeo
Oda, Shunri
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2000, 39 (7 B): : 4637 - 4641
[46] Two-gate transistor for the study of Si/SiO2 interface in silicon-on-insulator nano-channel and nanocrystalline Si memory device
Hinds, BJ
Nishiguchi, K
Dutta, A
Yamanaka, T
Hatanani, S
Oda, S
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2000, 39 (7B): : 4637 - 4641
[47] GaInAsP/silicon-on-insulator hybrid laser with ring-resonator-type reflector fabricated by N2 plasma-activated bonding
Hayashi, Yusuke
Suzuki, Junichi
Inoue, Satoshi
Hasan, Shovon Muhammad Tanvir
Kuno, Yuki
Itoh, Kazuto
Amemiya, Tomohiro
Nishiyama, Nobuhiko
Arai, Shigehisa
JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (08)
[48] Numerical and Experimental Investigations on the Hybrid Bonding of Cu/SiO2 Patterned Surfaces using a Cohesive Model
Sart, Clement
Estevez, Rafael
Fiori, Vincent
Lhostis, Sandrine
Parry, Guillaume
Gonella, Roberto
2016 17TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2016,
[49] Three-Layered Stacking Process By Au/SiO2 Hybrid Bonding for 3D Structured Image Sensors
Honda, Yuki
Goto, Masahide
Watabe, Toshihisa
Hagiwara, Kei
Nanba, Masakazu
Iguchi, Yoshinori
Saraya, Takuya
Kobayashi, Masaharu
Higurashi, Eiji
Toshiyoshi, Hiroshi
Hiramoto, Toshiro
SEMICONDUCTOR PROCESS INTEGRATION 10, 2017, 80 (04): : 227 - 231
[50] SIMPLE METHOD TO DETERMINE THE SI/SIO2 FAST INTERFACE TRAP DENSITY CHANGE AFTER HIGH-FIELD STRESS ON SILICON-ON-INSULATOR SUBSTRATES
CALLIGARO, RB
IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1987, 134 (05): : 156 - 158

← 1 2 3 4 5 →