A Comprehensive Study of Single-Electron Effects in Multiple-Gate MOSFETs

被引:0
|
作者
Lee, Wei [1 ]
Su, Pin [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:25 / 26
页数:2
相关论文
共 50 条
  • [21] Threshold voltage and subthreshold slope of multiple-gate SOI MOSFETs
    Colinge, JP
    Park, JW
    Xiong, W
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (08) : 515 - 517
  • [22] Single-electron effects in non-overlapped multiple-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors
    Lee, W.
    Su, P.
    NANOTECHNOLOGY, 2009, 20 (06)
  • [23] A unified analytic drain-current model for multiple-gate MOSFETs
    Yu, Bo
    Song, Jooyoung
    Yuan, Yu
    Lu, Wei-Yuan
    Taur, Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2157 - 2163
  • [24] A Unified Quantum Scaling length Model for Nanometer Multiple-gate MOSFETs
    Chiang, Te-Kuang
    Ko, Ying-Wen
    Lin, Yu-Hsuan
    Gao, Hong-Wun
    Wang, Yeong-Her
    2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 277 - 280
  • [25] Unified Regional Modeling Approach to Emerging Multiple-Gate/Nanowire MOSFETs
    Zhou, Xing
    See, Guan Huei
    Zhu, Guojun
    Lin, Shihuan
    Wei, Chengqing
    Zhang, Junbin
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 262 - 267
  • [26] A single-electron XOR gate
    Dasigenis, MM
    Karafyllidis, I
    Thanailakis, A
    MICROELECTRONICS JOURNAL, 2001, 32 (02) : 117 - 119
  • [27] Single-electron emission of traps in HfSiON as high-k gate dielectric for MOSFETs
    Chan, CT
    Tang, CJ
    Kuo, CH
    Ma, HC
    Tsai, CW
    Wang, HCH
    Chi, MH
    Wang, T
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 41 - 44
  • [28] Comparison of the scaling characteristics of nanoscale SOIN-channel multiple-gate MOSFETs
    Breed, Aniket A.
    Roenker, Kenneth P.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 56 (1-2) : 135 - 141
  • [29] 3D quantum modeling and simulation of multiple-gate nanowire MOSFETs
    Bescond, M
    Nehari, K
    Autran, JL
    Cavassilas, N
    Munteanu, D
    Lannoo, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 617 - 620
  • [30] Quasi-3-D velocity saturation model for multiple-gate MOSFETs
    Han, Jin-Woo
    Lee, Choong-Ho
    Park, Donggun
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1165 - 1170