Quasi-3-D velocity saturation model for multiple-gate MOSFETs

被引:7
|
作者
Han, Jin-Woo [1 ]
Lee, Choong-Ho
Park, Donggun
Choi, Yang-Kyu
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Div Elect Engn, Taejon 305701, South Korea
[2] Samsung Elect Co Ltd, Semicond Res & Dev Ctr, Yongin 449711, South Korea
关键词
characteristic length; FinFET; impact ionization; multiple-gate MOSFET; substrate current; trigate; velocity saturation;
D O I
10.1109/TED.2007.894595
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a quasi-3-D velocity saturation model for a multiple-gate MOSFET based on a calculation of Gauss's equation. A new and compact velocity saturation region length is derived from a simple approximation of the electric field distribution in the pinchoff region. It is found that the length of the velocity saturation region increases with the increment of gate length and fin width. This new model is used to derive an analytical expression of a substrate current for a trigate MOSFET. In order to improve the accuracy of the substrate current model, the newly derived substrate current model introduces a parasitic potential drop across a thin-extension region and a dimensionless fitting parameter. A body-tied trigate MOSFET is fabricated on a bulk wafer so that the substrate current could be measured by its body contact. The new substrate current model is then compared with measurement data for a trigate MOSFET, and good agreement is observed.
引用
收藏
页码:1165 / 1170
页数:6
相关论文
共 50 条
  • [1] A Unified Quasi-3D Subthreshold Behavior Model for Multiple-Gate MOSFETs
    Liou, Juin J.
    Gao, Hong-Wun
    Wang, Yeong-Her
    Chiang, Te-Kuang
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (04) : 763 - 771
  • [2] Multiple-gate SOI MOSFETs
    Colinge, JP
    SOLID-STATE ELECTRONICS, 2004, 48 (06) : 897 - 905
  • [3] 3D quantum modeling and simulation of multiple-gate nanowire MOSFETs
    Bescond, M
    Nehari, K
    Autran, JL
    Cavassilas, N
    Munteanu, D
    Lannoo, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 617 - 620
  • [4] Compact Modeling of Multiple-Gate MOSFETs
    Taur, Yuan
    Song, Jooyoung
    Yu, Bo
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 258 - 261
  • [5] Compact Modeling of Multiple-Gate MOSFETs
    Taur, Yuan
    Song, Jooyoung
    Yu, Bo
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 257 - 264
  • [6] A New Quasi-3-D Subthreshold Current/Swing Model for Fully-Depleted Quadruple Gate (FDQG) MOSFETs
    Gao, Hong-Wun
    Wang, Yeong-Her
    Ko, Ying-Wen
    Chiang, Te-Kuang
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [7] Corner effect in multiple-gate SOI MOSFETs
    Xiong, W
    Park, JW
    Colinge, JP
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 111 - 113
  • [8] A Review on Compact Modeling of Multiple-Gate MOSFETs
    Song, Jooyoung
    Yu, Bo
    Yuan, Yu
    Taur, Yuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (08) : 1858 - 1869
  • [9] Compact RF Modeling of multiple-gate MOSFETs
    Iniguez, B.
    Lazaro, A.
    Moldovan, O.
    2006 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, 2006, : 213 - +
  • [10] A unified analytic drain-current model for multiple-gate MOSFETs
    Yu, Bo
    Song, Jooyoung
    Yuan, Yu
    Lu, Wei-Yuan
    Taur, Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2157 - 2163