Quasi-3-D velocity saturation model for multiple-gate MOSFETs

被引:7
|
作者
Han, Jin-Woo [1 ]
Lee, Choong-Ho
Park, Donggun
Choi, Yang-Kyu
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Div Elect Engn, Taejon 305701, South Korea
[2] Samsung Elect Co Ltd, Semicond Res & Dev Ctr, Yongin 449711, South Korea
关键词
characteristic length; FinFET; impact ionization; multiple-gate MOSFET; substrate current; trigate; velocity saturation;
D O I
10.1109/TED.2007.894595
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a quasi-3-D velocity saturation model for a multiple-gate MOSFET based on a calculation of Gauss's equation. A new and compact velocity saturation region length is derived from a simple approximation of the electric field distribution in the pinchoff region. It is found that the length of the velocity saturation region increases with the increment of gate length and fin width. This new model is used to derive an analytical expression of a substrate current for a trigate MOSFET. In order to improve the accuracy of the substrate current model, the newly derived substrate current model introduces a parasitic potential drop across a thin-extension region and a dimensionless fitting parameter. A body-tied trigate MOSFET is fabricated on a bulk wafer so that the substrate current could be measured by its body contact. The new substrate current model is then compared with measurement data for a trigate MOSFET, and good agreement is observed.
引用
收藏
页码:1165 / 1170
页数:6
相关论文
共 50 条
  • [31] Drain current model including velocity saturation for symmetric double-gate MOSFETs
    Hariharan, Venkatnarayan
    Vasi, Juzer
    Rao, V. Ramgopal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2173 - 2180
  • [32] Quasi-3-D Cylindrical Coordinate XFEM Model of HTS Cable
    Duan, Nana
    Xu, Weijie
    Wang, Shuhong
    Zhu, Jianguo
    IEEE TRANSACTIONS ON MAGNETICS, 2019, 55 (06)
  • [33] Substrate bias effect linked to parasitic series resistance in multiple-gate SOI MOSFETs
    Rudenko, Tamara
    Kilchytska, Valeria
    Collaert, Nadine
    Jurczak, Malgorzata
    Nazarov, Alexey
    Flandre, Denis
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (09) : 834 - 836
  • [34] Comparison of the scaling characteristics of nanoscale SOI N-channel multiple-gate MOSFETs
    Aniket A. Breed
    Kenneth P. Roenker
    Analog Integrated Circuits and Signal Processing, 2008, 56 : 135 - 141
  • [35] Transformation of hydrogen silsesquioxane properties with RIE plasma treatment for advanced multiple-gate MOSFETs
    Penaud, J.
    Fruleux, F.
    Dubois, E.
    APPLIED SURFACE SCIENCE, 2006, 253 (01) : 395 - 399
  • [36] A Core Compact Model for Multiple-Gate Junctionless FETs
    Hur, Jae
    Moon, Dong-Il
    Choi, Ji-Min
    Seol, Myeong-Lok
    Jeong, Ui-Sik
    Jeon, Chang-Hoon
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (07) : 2285 - 2291
  • [37] WAVES AND CURRENTS ON NATURAL BEACHES - A QUASI-3-D NUMERICAL-MODEL
    BRIAND, MHG
    KAMPHUIS, JW
    COASTAL ENGINEERING, 1993, 20 (1-2) : 101 - 134
  • [38] A Unified Drain Current Model for Nanoscale Double-Gate and Surrounding-Gate MOSFETs Incorporating Velocity Saturation
    Zhang, Lining
    Zhou, Xingye
    Xu, Yiwen
    Chen, Lin
    Zhou, Wang
    Wang, Wenping
    He, Jin
    Chan, Mansun
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (12) : 10480 - 10484
  • [39] A Unified Drain Current Model for Nanoscale Double-Gate and Surrounding-Gate MOSFETs Incorporating Velocity Saturation
    Zhang, Lining
    Zhou, Xingye
    Xu, Yiwen
    Chen, Lin
    Zhou, Wang
    Li, Yingxue
    He, Frank
    Chan, Mansun
    INEC: 2010 3RD INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2010, : 1130 - 1131
  • [40] Analysis of the parasitic S/D resistance in multiple-gate FETs
    Dixit, A
    Kottantharayil, A
    Collaert, N
    Goodwin, M
    Jurezak, M
    De Meyer, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (06) : 1132 - 1140