Quasi-3-D velocity saturation model for multiple-gate MOSFETs

被引:7
|
作者
Han, Jin-Woo [1 ]
Lee, Choong-Ho
Park, Donggun
Choi, Yang-Kyu
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Div Elect Engn, Taejon 305701, South Korea
[2] Samsung Elect Co Ltd, Semicond Res & Dev Ctr, Yongin 449711, South Korea
关键词
characteristic length; FinFET; impact ionization; multiple-gate MOSFET; substrate current; trigate; velocity saturation;
D O I
10.1109/TED.2007.894595
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a quasi-3-D velocity saturation model for a multiple-gate MOSFET based on a calculation of Gauss's equation. A new and compact velocity saturation region length is derived from a simple approximation of the electric field distribution in the pinchoff region. It is found that the length of the velocity saturation region increases with the increment of gate length and fin width. This new model is used to derive an analytical expression of a substrate current for a trigate MOSFET. In order to improve the accuracy of the substrate current model, the newly derived substrate current model introduces a parasitic potential drop across a thin-extension region and a dimensionless fitting parameter. A body-tied trigate MOSFET is fabricated on a bulk wafer so that the substrate current could be measured by its body contact. The new substrate current model is then compared with measurement data for a trigate MOSFET, and good agreement is observed.
引用
收藏
页码:1165 / 1170
页数:6
相关论文
共 50 条
  • [21] 3D quantum numerical simulation of single-event transients in multiple-gate nanowire MOSFETs
    Munteanu, D.
    Autran, J. L.
    Ferlet-Cavrois, V.
    Paillet, P.
    Baggio, J.
    Castellani, K.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (04) : 994 - 1001
  • [22] A Novel Quasi-3-D Threshold Voltage Model for Fully Depleted Quadruple-Gate (FDQG) MOSFETs: With Equivalent Number of Gates (ENG) Included
    Chiang, Te-Kuang
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (06) : 1022 - 1025
  • [23] A Comprehensive Study of Single-Electron Effects in Multiple-Gate MOSFETs
    Lee, Wei
    Su, Pin
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 25 - 26
  • [24] Unified Regional Modeling Approach to Emerging Multiple-Gate/Nanowire MOSFETs
    Zhou, Xing
    See, Guan Huei
    Zhu, Guojun
    Lin, Shihuan
    Wei, Chengqing
    Zhang, Junbin
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 262 - 267
  • [25] A Novel Quasi-3-D Interface-Trapped-Charge-Induced Threshold Voltage Model for Quadruple-Gate MOSFETs, Including Equivalent Number of Gates
    Te-Kuang, Chiang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (05) : 1615 - 1618
  • [26] Junctionless Multiple-Gate (JLMG) MOSFETs: A Unified Subthreshold Current Model to Assess Noise Margin of Subthreshold Logic Gate
    Chiang, Te-Kuang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (10) : 5330 - 5334
  • [27] Gate-edge charges related effects and performance degradation in advanced multiple-gate MOSFETs
    Kilchytska, V.
    Alvarado, J.
    Collaert, N.
    Rooyackers, R.
    Put, S.
    Simoen, E.
    Claeys, C.
    Flandre, D.
    SOLID-STATE ELECTRONICS, 2011, 59 (01) : 18 - 24
  • [28] A Comparative Study of Carrier Transport for Overlapped and Nonoverlapped Multiple-Gate SOI MOSFETs
    Lee, Wei
    Su, Pin
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2009, 8 (04) : 444 - 448
  • [29] Computational study on the performance of multiple-gate nanowire schottky-barrier MOSFETs
    Shin, Mincheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (03) : 737 - 742
  • [30] Comparison of the scaling characteristics of nanoscale SOIN-channel multiple-gate MOSFETs
    Breed, Aniket A.
    Roenker, Kenneth P.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 56 (1-2) : 135 - 141