A Unified Quasi-3D Subthreshold Behavior Model for Multiple-Gate MOSFETs

被引:5
|
作者
Liou, Juin J. [1 ]
Gao, Hong-Wun [2 ]
Wang, Yeong-Her [2 ]
Chiang, Te-Kuang [3 ]
机构
[1] North Minzu Univ, Sch Elect & Informat Engn, Yinchuan 750021, Peoples R China
[2] Natl Cheng Kung Univ, Inst Microelect, Tainan 701, Taiwan
[3] Natl Univ Kaohsiung, Dept Elect Engn, Adv Devices Simulat Lab, Kaohsiung 811, Taiwan
关键词
Quasi-3D potential approach; quadruple-gate MOSFET; effective scaling length; effective channel width; effective channel height; subthreshold resistance; short-channel effects; subthreshold behavior; multiple-gate MOSFET; JUNCTIONLESS MOSFETS; SCALING THEORY; CIRCUITS; SILICON; VOLTAGE; FIELD;
D O I
10.1109/TNANO.2018.2831718
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Based on the quasi-3D potential approach, a unified subthreshold-potential, threshold-voltage, and subthresholdcurrent model is developed for multiple-gate MOSFETs including a quadruple-gate, triple-gate, and omega-gate MOSFET. Thiswork indicates that the scaling-length-oriented subthreshold current rollup Delta I-sub and threshold voltage roll-off Delta V-th provide the physical insight into well-controlled short-channel effects (SCEs) in terms of effective scaling length lambda(eff) according to the scaling factor. Besides the decreased minimum conducting channel potential Phi(C, min), the smaller scaling-length-induced effective channel width/height (W-eff /H-eff) reflects the smaller effective conducting cross-sectional area, which reduces the subthreshold current degradation due to the increased subthreshold resistance R-sub. By accounting for the coupling factor in the quasi-3D potential approach, W-eff, H-eff, and Phi(C, min) will be increased to some extent to decrease R-sub, which, hence, degrades the subthreshold behavior more extensively in response to SCEs.
引用
收藏
页码:763 / 771
页数:9
相关论文
共 50 条
  • [1] Junctionless Multiple-Gate (JLMG) MOSFETs: A Unified Subthreshold Current Model to Assess Noise Margin of Subthreshold Logic Gate
    Chiang, Te-Kuang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (10) : 5330 - 5334
  • [2] Quasi-3-D velocity saturation model for multiple-gate MOSFETs
    Han, Jin-Woo
    Lee, Choong-Ho
    Park, Donggun
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1165 - 1170
  • [3] A unified analytic drain-current model for multiple-gate MOSFETs
    Yu, Bo
    Song, Jooyoung
    Yuan, Yu
    Lu, Wei-Yuan
    Taur, Yuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2157 - 2163
  • [4] A Unified Quantum Scaling length Model for Nanometer Multiple-gate MOSFETs
    Chiang, Te-Kuang
    Ko, Ying-Wen
    Lin, Yu-Hsuan
    Gao, Hong-Wun
    Wang, Yeong-Her
    2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 277 - 280
  • [5] Unified compact modeling of emerging multiple-gate MOSFETs
    Zhou, Xing
    See, Guan Huei
    Zhu, Zhaomin
    Lin, Shihuan
    Wei, Chengqing
    Zhu, Guojun
    Lim, Guan Hui
    2007 INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2007, : 31 - +
  • [6] Threshold voltage and subthreshold slope of multiple-gate SOI MOSFETs
    Colinge, JP
    Park, JW
    Xiong, W
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (08) : 515 - 517
  • [7] Quasi-3D subthreshold current and subthreshold swing models of dual-metal quadruple-gate (DMQG) MOSFETs
    Samoju, Visweswara Rao
    Dubey, Sarvesh
    Tiwari, Pramod Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (02) : 582 - 592
  • [8] Quasi-3D subthreshold current and subthreshold swing models of dual-metal quadruple-gate (DMQG) MOSFETs
    Visweswara Rao Samoju
    Sarvesh Dubey
    Pramod Kumar Tiwari
    Journal of Computational Electronics, 2015, 14 : 582 - 592
  • [9] Multiple-gate SOI MOSFETs
    Colinge, JP
    SOLID-STATE ELECTRONICS, 2004, 48 (06) : 897 - 905
  • [10] Unified Regional Modeling Approach to Emerging Multiple-Gate/Nanowire MOSFETs
    Zhou, Xing
    See, Guan Huei
    Zhu, Guojun
    Lin, Shihuan
    Wei, Chengqing
    Zhang, Junbin
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 262 - 267