A Unified Quasi-3D Subthreshold Behavior Model for Multiple-Gate MOSFETs

被引:5
|
作者
Liou, Juin J. [1 ]
Gao, Hong-Wun [2 ]
Wang, Yeong-Her [2 ]
Chiang, Te-Kuang [3 ]
机构
[1] North Minzu Univ, Sch Elect & Informat Engn, Yinchuan 750021, Peoples R China
[2] Natl Cheng Kung Univ, Inst Microelect, Tainan 701, Taiwan
[3] Natl Univ Kaohsiung, Dept Elect Engn, Adv Devices Simulat Lab, Kaohsiung 811, Taiwan
关键词
Quasi-3D potential approach; quadruple-gate MOSFET; effective scaling length; effective channel width; effective channel height; subthreshold resistance; short-channel effects; subthreshold behavior; multiple-gate MOSFET; JUNCTIONLESS MOSFETS; SCALING THEORY; CIRCUITS; SILICON; VOLTAGE; FIELD;
D O I
10.1109/TNANO.2018.2831718
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Based on the quasi-3D potential approach, a unified subthreshold-potential, threshold-voltage, and subthresholdcurrent model is developed for multiple-gate MOSFETs including a quadruple-gate, triple-gate, and omega-gate MOSFET. Thiswork indicates that the scaling-length-oriented subthreshold current rollup Delta I-sub and threshold voltage roll-off Delta V-th provide the physical insight into well-controlled short-channel effects (SCEs) in terms of effective scaling length lambda(eff) according to the scaling factor. Besides the decreased minimum conducting channel potential Phi(C, min), the smaller scaling-length-induced effective channel width/height (W-eff /H-eff) reflects the smaller effective conducting cross-sectional area, which reduces the subthreshold current degradation due to the increased subthreshold resistance R-sub. By accounting for the coupling factor in the quasi-3D potential approach, W-eff, H-eff, and Phi(C, min) will be increased to some extent to decrease R-sub, which, hence, degrades the subthreshold behavior more extensively in response to SCEs.
引用
收藏
页码:763 / 771
页数:9
相关论文
共 50 条
  • [41] Computational study on the performance of multiple-gate nanowire schottky-barrier MOSFETs
    Shin, Mincheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (03) : 737 - 742
  • [42] Comparison of the scaling characteristics of nanoscale SOIN-channel multiple-gate MOSFETs
    Breed, Aniket A.
    Roenker, Kenneth P.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 56 (1-2) : 135 - 141
  • [43] A QUASI-3D MODEL OF THE SPIRALLY COILED COCHLEA
    LOH, CH
    MECHANICS RESEARCH COMMUNICATIONS, 1983, 10 (01) : 15 - 19
  • [44] A quasi-3D turbulent model of nearshore currents
    Kuroiwa, M
    Matsubara, Y
    Inukai, T
    Noda, H
    PROCEEDINGS OF THE FIRST ASIAN AND PACIFIC COASTAL ENGINEERING CONFERENCE, VOLS 1 AND 2 (APACE 2001), 2001, : 196 - 205
  • [45] A new compact subthreshold behavior model for dual-material surrounding gate (DMSG) MOSFETs
    Chiang, T. K.
    SOLID-STATE ELECTRONICS, 2009, 53 (05) : 490 - 496
  • [46] Substrate bias effect linked to parasitic series resistance in multiple-gate SOI MOSFETs
    Rudenko, Tamara
    Kilchytska, Valeria
    Collaert, Nadine
    Jurczak, Malgorzata
    Nazarov, Alexey
    Flandre, Denis
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (09) : 834 - 836
  • [47] Comparison of the scaling characteristics of nanoscale SOI N-channel multiple-gate MOSFETs
    Aniket A. Breed
    Kenneth P. Roenker
    Analog Integrated Circuits and Signal Processing, 2008, 56 : 135 - 141
  • [48] Complicated subthreshold Behavior of undoped cylindrical surrounding-gate MOSFETs
    Bian, Wei
    He, Jin
    Chen, Yu
    Fu, Yue
    Zhang, Rui
    Zhang, Lining
    Chan, Mansun
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 589 - +
  • [49] Transformation of hydrogen silsesquioxane properties with RIE plasma treatment for advanced multiple-gate MOSFETs
    Penaud, J.
    Fruleux, F.
    Dubois, E.
    APPLIED SURFACE SCIENCE, 2006, 253 (01) : 395 - 399
  • [50] Influence of polysilicon-gate depletion on the subthreshold behavior of submicron MOSFETs
    Liou, JJ
    Shireen, R
    Ortiz-Conde, A
    Sanchez, FJG
    Cerdeira, A
    Gao, X
    Zou, XC
    Ho, CS
    MICROELECTRONICS RELIABILITY, 2002, 42 (03) : 343 - 347