Low power compact design of AFIA block cipher

被引：0

作者：

Park, Jinsub ^{[1
]}

Kim, Young-Dae ^{[1
]}

Yang, Sangwoon ^{[2
]}

You, Younggap ^{[1
]}

机构：

[1] Chungbuk Natl Univ, Sch Elect & Comp Engn, Cheongju, Chungbuk, South Korea

[2] Natl Secur Res Inst, Daejeon, South Korea

来源：

2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a 32-bit hardware architecture reduced from the original 128-bit ARIA cryptographic algorithm. The hardware design in this paper is a low-power and compact version of ARIA for mobile environment. We use four S-boxes and modify a diffusion function and its data-path to reduce a hardware size. The proposed 32-bit ARIA needs 63 clock cycles to generate initial values for a round key and 356 clock cycles to encrypt a single message packet. The 32-bit ARIA has 13,893 gates. It is 62.5% smaller than the original 128-bit ARIA. The power consumption is 61.46mW, 9.71%, of the 128-bit version at 71 MHz.

引用

页码：313 / +

页数：2

共 50 条

[31] Compact Architecture for ASIC Implementation of the MISTY1 Block Cipher
Yamamoto, Dai
Yajima, Jun
Itoh, Kouichi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (01) : 3 - 12
[32] A Very Compact Architecture of CLEFIA Block Cipher for Secure IoT Systems
Pyrgas, Lampros
Kitsos, Paris
2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2019, : 624 - 627
[33] A Lightweight Authenticated Encryption Algorithm Based on Compact CLEFIA Block Cipher
Liang, Meiyu
Ji, Tao
Yuan, Yin
Cheng, Xin
Zhang, Zhang
Ma, Lixiang
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2025,
[34] Power Attack and Protected Implementation on Block Cipher BIG
Gao, Jixiang
Gu, Lize
Sun, Bin
2020 5TH INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, COMPUTER TECHNOLOGY AND TRANSPORTATION (ISCTT 2020), 2020, : 386 - 391
[35] Improving Block Cipher Design by Rearranging Internal Operations
Lerman, Liran
Nakahara, Jorge, Jr.
Veshchikov, Nikita
PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON SECURITY AND CRYPTOGRAPHY (SECRYPT 2013), 2013, : 27 - 38
[36] Security Analysis and Enhanced Design of a Dynamic Block Cipher
ZHAO Guosheng
WANG Jian
中国通信, 2016, 13 (01) : 150 - 160
[37] NEURAL NETWORK MODELS FOR DESIGN OF BLOCK CIPHER SYSTEM
LUO Yuan(Department Of Mathematics
SystemsScienceandMathematicalSciences, 1998, (02) : 161 - 167
[38] Performance Evaluation and Design Considerations of Lightweight Block Cipher for Low-Cost Embedded Devices
Kotel, S.
Sbiaa, F.
Zeghid, M.
Machhout, M.
Baganne, A.
Tourki, R.
2016 IEEE/ACS 13TH INTERNATIONAL CONFERENCE OF COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2016,
[39] Security Analysis and Enhanced Design of a Dynamic Block Cipher
ZHAO Guosheng
WANG Jian
China Communications, 2016, 13 (01) : 150 - 160
[40] VLSI architecture design and implementation for TWOFISH block cipher
Lai, YK
Chen, LG
Lai, JY
Parng, TM
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 356 - 359

← 1 2 3 4 5 →