Low power compact design of AFIA block cipher

被引：0

作者：

Park, Jinsub ^{[1
]}

Kim, Young-Dae ^{[1
]}

Yang, Sangwoon ^{[2
]}

You, Younggap ^{[1
]}

机构：

[1] Chungbuk Natl Univ, Sch Elect & Comp Engn, Cheongju, Chungbuk, South Korea

[2] Natl Secur Res Inst, Daejeon, South Korea

来源：

2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a 32-bit hardware architecture reduced from the original 128-bit ARIA cryptographic algorithm. The hardware design in this paper is a low-power and compact version of ARIA for mobile environment. We use four S-boxes and modify a diffusion function and its data-path to reduce a hardware size. The proposed 32-bit ARIA needs 63 clock cycles to generate initial values for a round key and 356 clock cycles to encrypt a single message packet. The 32-bit ARIA has 13,893 gates. It is 62.5% smaller than the original 128-bit ARIA. The power consumption is 61.46mW, 9.71%, of the 128-bit version at 71 MHz.

引用

页码：313 / +

页数：2

共 50 条

[11] AN ULTRA COMPACT BLOCK CIPHER FOR SERIALIZED ARCHITECTURE IMPLEMENTATIONS
Wang, Cheng
Heys, Howard M.
2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 481 - 486
[12] A stream cipher construction inspired by block cipher design principles
De Canniere, Christophe
INFORMATION SECURITY, PROCEEDINGS, 2006, 4176 : 171 - 186
[13] The design and implementation of a block cipher ASIC
Jiang, AP
Sheng, SM
Fu, YL
Liu, Y
Ji, LJ
2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 344 - 347
[14] Midori: A Block Cipher for Low Energy
Banik, Subhadeep
Bogdanov, Andrey
Isobe, Takanori
Shibutani, Kyoji
Hiwatari, Harunaga
Akishita, Toru
Regazzoni, Francesco
ADVANCES IN CRYPTOLOGY - ASIACRYPT 2015, PT II, 2015, 9453 : 411 - 436
[15] The research and design of reconfigurable cipher processing architecture targeted at block cipher
Dai, Zi-Bin
Yang, Xiao-Hui
Ren, Qiao
Yu, Xue-Rong
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 814 - 817
[16] A middleware design for block cipher seamless connected into stream cipher mode
Luo, Lan
Qin, ZhiGuang
Zhou, ShiJie
Jiang, ShaoQuan
Wang, Juan
2008 FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2008, : 64 - +
[17] Compact Hardware Implementations of MISTY1 Block Cipher
Yasir
Wu, Ning
Zhang, Xiaoqiang
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (03)
[18] Differential power analysis on block cipher ARIA
Ha, J
Kim, C
Moon, S
Park, I
Yoo, H
HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2005, 3726 : 541 - 548
[19] Compact Architecture for ASIC and FPGA Implementation of the KASUMI Block Cipher
Yamamoto, Dai
Itoh, Kouichi
Yajima, Jun
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (12): : 2628 - 2638
[20] The Low Power Design of SM4 Cipher with Resistance to Differential Power Analysis
Niu, Yanbo
Jiang, Anping
PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 465 - 469

← 1 2 3 4 5 →