Vertically Stacked-NanoWires MOSFETs in a Replacement Metal Gate Process with Inner Spacer and SiGe Source/Drain

被引：0

作者：

Barraud, S. ^{[1
]}

Lapras, V. ^{[1
]}

Samson, M. P. ^{[2
]}

Gaben, L. ^{[1
,2
]}

Grenouillet, L. ^{[1
]}

Maffini-Alvaro, V. ^{[1
]}

Morand, Y. ^{[2
]}

Daranlot, J. ^{[1
]}

Rambal, N. ^{[1
]}

Previtalli, B. ^{[1
]}

Reboi, S. ^{[1
]}

Tabone, C. ^{[1
]}

Coquand, R. ^{[1
]}

Augendre, E. ^{[1
]}

Rozeau, O. ^{[1
]}

Hartmann, J. M. ^{[1
]}

Vizioz, C. ^{[1
]}

Arvet, C.

Pimenta-Barros, P. ^{[1
]}

Posseme, N. ^{[1
]}

Loup, V. ^{[1
]}

Comboroure, C. ^{[2
]}

Euvrard, C. ^{[1
]}

Baian, V. ^{[1
]}

Tinti, I. ^{[1
]}

Audoit, G. ^{[1
]}

Bernier, N. ^{[1
]}

Cooper, D. ^{[1
]}

Saghi, Z. ^{[1
]}

Allain, F. ^{[1
]}

Toffoli, A. ^{[1
]}

Faynot, O. ^{[1
]}

Vinet, M. ^{[1
]}

机构：

[1] CEA, LETI, MINATEC Campus, F-38054 Grenoble, France

[2] STMicroelectronics, 850 Rue J Monnet, F-38920 Crolles, France

来源：

2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on vertically stacked horizontal Si NanoWires (NW) p-MOSFETs fabricated with a replacement metal gate (RMG) process. For the first time, stacked-NWs transistors are integrated with inner spacers and SiGe source drain (S/D) stressors. Recessed and epitaxially re-grown SiGe(B) S/D junctions are shown to be efficient to inject strain into Si p-channels. The Precession Electron Diffraction (PED) technique, with a nm-scale precision, is used to quantify the deformation and provide useful information about strain fields at different stages of the fabrication process. Finally, a significant compressive strain and excellent short-channel characteristics are demonstrated in stacked-NWs p-FETs.

引用

页数：4

共 36 条

[31] ATLAS™ based simulation study of the electrical characteristics of dual-metal-gate (DMG) fully-depleted (FD) recessed-source/drain (Re-S/D) SOI MOSFETs
Saramekala, Gopi Krishna
Jit, Satyabrata
Tiwari, Pramod Kumar
2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
[32] Analytical subthreshold current and subthreshold swing models of short-channel dual-metal-gate (DMG) fully-depleted recessed-source/drain (Re-S/D) SOI MOSFETs
Saramekala, Gopi Krishna
Santra, Abirmoya
Kumar, Mirgender
Dubey, Sarvesh
Jit, Satyabrata
Tiwari, Pramod Kumar
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (02) : 467 - 476
[33] Analytical subthreshold current and subthreshold swing models of short-channel dual-metal-gate (DMG) fully-depleted recessed-source/drain (Re-S/D) SOI MOSFETs
Gopi Krishna Saramekala
Abirmoya Santra
Mirgender Kumar
Sarvesh Dubey
Satyabrata Jit
Pramod Kumar Tiwari
Journal of Computational Electronics, 2014, 13 : 467 - 476
[34] Si-cap-free SiGe p-Channel FinFETs and Gate-All-Around Transistors in a Replacement Metal Gate Process: Interface Trap Density Reduction and Performance Improvement by High-Pressure Deuterium Anneal
Mertens, H.
Ritzenthaler, R.
Arimura, H.
Franco, J.
Sebaai, F.
Hikavyy, A.
Pawlak, B. J.
Machkaoutsan, V.
Devriendt, K.
Tsvetanova, D.
Milenin, A. P.
Witters, L.
Dangol, A.
Vancoille, E.
Bender, H.
Badaroglu, M.
Holsteyns, F.
Barla, K.
Mocuta, D.
Horiguchi, N.
Thean, A. V-Y
2015 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI TECHNOLOGY), 2015,
[35] Area-selective post-deposition annealing process using flash lamp and Si photoenergy absorber for metal/high-k gate metal-insulator-semiconductor field-effect transistors with NiSi source/drain
Matsuki, Takeo
Nishimura, Isamu
Akasaka, Yasushi
Hayashi, Kiyoshi
Noguchi, Masataka
Yamashita, Koji
Torii, Kazuyoshi
Kasai, Naoki
Nara, Yasuo
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 2939 - 2944
[36] Area-selective post-deposition annealing process using flash lamp and Si photoenergy absorber for metal/high-k gate metal-insulator-semiconductor field-effect transistors with NiSi source/drain
Matsuki, Takeo
Nishimura, Isamu
Akasaka, Yasushi
Hayashi, Kiyoshi
Noguchi, Masataka
Yamashita, Koji
Torii, Kazuyoshi
Kasai, Naoki
Nara, Yasuo
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 2939 - 2944

← 1 2 3 4 →