Vertically Stacked-NanoWires MOSFETs in a Replacement Metal Gate Process with Inner Spacer and SiGe Source/Drain

被引：0

作者：

Barraud, S. ^{[1
]}

Lapras, V. ^{[1
]}

Samson, M. P. ^{[2
]}

Gaben, L. ^{[1
,2
]}

Grenouillet, L. ^{[1
]}

Maffini-Alvaro, V. ^{[1
]}

Morand, Y. ^{[2
]}

Daranlot, J. ^{[1
]}

Rambal, N. ^{[1
]}

Previtalli, B. ^{[1
]}

Reboi, S. ^{[1
]}

Tabone, C. ^{[1
]}

Coquand, R. ^{[1
]}

Augendre, E. ^{[1
]}

Rozeau, O. ^{[1
]}

Hartmann, J. M. ^{[1
]}

Vizioz, C. ^{[1
]}

Arvet, C.

Pimenta-Barros, P. ^{[1
]}

Posseme, N. ^{[1
]}

Loup, V. ^{[1
]}

Comboroure, C. ^{[2
]}

Euvrard, C. ^{[1
]}

Baian, V. ^{[1
]}

Tinti, I. ^{[1
]}

Audoit, G. ^{[1
]}

Bernier, N. ^{[1
]}

Cooper, D. ^{[1
]}

Saghi, Z. ^{[1
]}

Allain, F. ^{[1
]}

Toffoli, A. ^{[1
]}

Faynot, O. ^{[1
]}

Vinet, M. ^{[1
]}

机构：

[1] CEA, LETI, MINATEC Campus, F-38054 Grenoble, France

[2] STMicroelectronics, 850 Rue J Monnet, F-38920 Crolles, France

来源：

2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on vertically stacked horizontal Si NanoWires (NW) p-MOSFETs fabricated with a replacement metal gate (RMG) process. For the first time, stacked-NWs transistors are integrated with inner spacers and SiGe source drain (S/D) stressors. Recessed and epitaxially re-grown SiGe(B) S/D junctions are shown to be efficient to inject strain into Si p-channels. The Precession Electron Diffraction (PED) technique, with a nm-scale precision, is used to quantify the deformation and provide useful information about strain fields at different stages of the fabrication process. Finally, a significant compressive strain and excellent short-channel characteristics are demonstrated in stacked-NWs p-FETs.

引用

页数：4

共 36 条

[21] Sidewall transfer process and selective gate sidewall spacer formation technology for sub-15nm FinFET with elevated source/drain extension
Kaneko, A
Yagishita, A
Yahashi, K
Kubota, T
Omura, M
Matsuo, K
Mizushima, I
Okano, K
Kawasaki, H
Inaba, S
Izumida, T
Kanemura, T
Aoki, N
Ishimaru, K
Ishiuchi, H
Suguro, K
Eguchi, K
Tsunashima, Y
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 863 - 866
[22] Vertically Stacked Gate-All-Around Si Nanowire CMOS Transistors with Reduced Vertical Nanowires Separation, New Work Function Metal Gate Solutions, and DC/AC Performance Optimization
Ritzenthaler, R.
Mertens, H.
Pena, V.
Santoro, G.
Chasin, A.
Kenis, K.
Devriendt, K.
Mannaert, G.
Dekkers, H.
Dangol, A.
Lin, Y.
Sun, S.
Chen, Z.
Kim, M.
Machillot, J.
Mitard, J.
Yoshida, N.
Kim, N.
Mocuta, D.
Horiguchi, N.
2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
[23] Nanosized-Metal-Grain-Pattern-Dependent Threshold-Voltage Models for the Vertically Stacked Multichannel Gate-All-Around Si Nanosheet MOSFETs and Their Applications in Circuit Simulation
Sung, Wen-Li
Li, Yiming
Chuang, Min-Hui
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 350 - 358
[24] Self-Aligned Planar Double-Gate MOSFETs by Bonding for 22-nm Node, With Metal Gates, High-κ Dielectrics, and Metallic Source/Drain
Vinet, M.
Poiroux, T.
Licitra, C.
Widiez, J.
Bhandari, J.
Previtali, B.
Vizioz, C.
Lafond, D.
Arvet, C.
Besson, P.
Baud, L.
Morand, Y.
Rivoire, M.
Nemouchi, F.
Carron, V.
Deleonibus, S.
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (07) : 748 - 750
[25] Statistical Prediction of Nanosized-Metal-Grain-Induced Threshold-Voltage Variability for 3D Vertically Stacked Silicon Gate-All-Around Nanowiren-MOSFETs
Sung, Wen-Li
Li, Yiming
JOURNAL OF ELECTRONIC MATERIALS, 2020, 49 (11) : 6865 - 6871
[26] Impact of SiGe source/drain induced-compressive strain on low frequency noise in high-k/metal gate p-channel metal-oxide-semiconductor transistors
Wu, San Lein
Tsai, Kai-Shiang
Cheng, Osbert
APPLIED PHYSICS LETTERS, 2013, 103 (18)
[27] Statistical Prediction of Nanosized-Metal-Grain-Induced Threshold-Voltage Variability for 3D Vertically Stacked Silicon Gate-All-Around Nanowire n-MOSFETs
Wen-Li Sung
Yiming Li
Journal of Electronic Materials, 2020, 49 : 6865 - 6871
[28] Gate-First Metal-Gate/High-k n-MOSFETs With Deep Sub-nm Equivalent Oxide Thickness (0.58 nm) Fabricated With Sulfur-Implanted Schottky Source/Drain Using a Low-Temperature Process
Suzuki, Masamichi
Nishi, Yoshifumi
Kinoshita, Atsuhiro
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3674 - 3677
[29] Investigation of Trap Properties in High-k/Metal Gate p-Type Metal-Oxide-Semiconductor Field-Effect Transistors with SiGe Source/Drain Using Random Telegraph Noise Analysis
Wu, San-Lein
Tsai, Kai-Shiang
Cheng, Osbert
APPLIED PHYSICS EXPRESS, 2013, 6 (08)
[30] Experimental Demonstration of Stacked Gate- All-Around Poly-Si Nanowires Negative Capacitance FETs With Internal Gate Featuring Seed Layer and Free of Post-Metal Annealing Process
Lee, Shen-Yang
Chen, Han-Wei
Shen, Chiuan-Huei
Kuo, Po-Yi
Chung, Chun-Chih
Huang, Yu-En
Chen, Hsin-Yu
Chao, Tien-Sheng
IEEE ELECTRON DEVICE LETTERS, 2019, 40 (11) : 1708 - 1711

← 1 2 3 4 →