Scaling of gate dielectrics for advanced CMOS applications

被引:0
|
作者
Ma, TP [1 ]
机构
[1] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
It is widely believed that a gate oxide thinner than 1.5 nm is required for future CMOS devices within 10 years, if the traditional scaling trend is to be continued. Apart from manufaturability and reliability issues, a major problem with such a thin gate oxide is the high gate leakage current due to quantum mechanical tunneling of electrons and holes. Despite such potential problems, many researchers have continued to push the limit of thermal SiO2. Meanwhile, many laboratories are actively searching for alternative gate dielectrics to replace thermal SiO2 when it becomes necessary. The candidates that show promise include silicon nitride, silicon oxynitride, TiO2, Ta2O5, ZrO2, HfO2, and SrTiO3. This paper will review the recent research advances in all of the aforementioned gate dielectrics, and discuss the challenges that lie ahead.
引用
收藏
页码:19 / 32
页数:8
相关论文
共 50 条
  • [1] Novel electrical characterization for advanced CMOS gate dielectrics
    T. P. MA
    Science in China(Series F:Information Sciences), 2008, (06) : 774 - 779
  • [2] Novel electrical characterization for advanced CMOS gate dielectrics
    T. P. Ma
    Science in China Series F: Information Sciences, 2008, 51 : 774 - 779
  • [3] Novel electrical characterization for advanced CMOS gate dielectrics
    Ma, T. P.
    SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2008, 51 (06): : 774 - 779
  • [4] On the scaling of subnanometer EOT gate dielectrics for ultimate nano CMOS technology
    Wong, Hei
    Iwai, Hiroshi
    MICROELECTRONIC ENGINEERING, 2015, 138 : 57 - 76
  • [5] The Scaling Issues of Subnanometer EOT Gate Dielectrics for the Ultimate Nano CMOS Technology
    Zhang, J.
    Wong, H.
    Filip, V.
    2017 IEEE 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2017, : 49 - 54
  • [6] Evaluation of ZrO2 gate dielectrics for advanced CMOS devices
    Gehring, A
    Harasek, S
    Bertagnolli, E
    Selberherr, S
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 473 - 476
  • [7] Reliability and integration of ultra-thin gate dielectrics for advanced CMOS
    Buchanan, DA
    Lo, SH
    MICROELECTRONIC ENGINEERING, 1997, 36 (1-4) : 13 - 20
  • [8] Scalability and reliability characteristics of CVD HfO2 gate dielectrics with HfN electrodes for advanced CMOS applications
    Kang, J. F.
    Yu, H. Y.
    Ren, C.
    Sa, N.
    Yang, H.
    Li, M. -F.
    Chan, D. S. H.
    Liu, X. Y.
    Han, R. Q.
    Kwong, D. -L.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2007, 154 (11) : H927 - H932
  • [9] Silicate gate dielectrics for scaled CMOS
    Wilk, GD
    Wallace, RM
    PHYSICS AND CHEMISTRY OF SIO2 AND THE SI-SIO2 INTERFACE - 4, 2000, 2000 (02): : 463 - 475
  • [10] Characterization of plasma damage in plasma nitrided gate dielectrics for advanced CMOS dual gate oxide process
    Chen, CC
    Yu, MC
    Cheng, JY
    Wang, MF
    Lee, TL
    Chen, SC
    Yu, CH
    Liang, MS
    Chen, CH
    Yang, CW
    Fang, YK
    2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 41 - 44