Scaling of gate dielectrics for advanced CMOS applications

被引:0
|
作者
Ma, TP [1 ]
机构
[1] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
It is widely believed that a gate oxide thinner than 1.5 nm is required for future CMOS devices within 10 years, if the traditional scaling trend is to be continued. Apart from manufaturability and reliability issues, a major problem with such a thin gate oxide is the high gate leakage current due to quantum mechanical tunneling of electrons and holes. Despite such potential problems, many researchers have continued to push the limit of thermal SiO2. Meanwhile, many laboratories are actively searching for alternative gate dielectrics to replace thermal SiO2 when it becomes necessary. The candidates that show promise include silicon nitride, silicon oxynitride, TiO2, Ta2O5, ZrO2, HfO2, and SrTiO3. This paper will review the recent research advances in all of the aforementioned gate dielectrics, and discuss the challenges that lie ahead.
引用
收藏
页码:19 / 32
页数:8
相关论文
共 50 条
  • [31] Design of Higher-k and More Stable Rare Earth Oxides as Gate Dielectrics for Advanced CMOS Devices
    Zhao, Yi
    MATERIALS, 2012, 5 (08) : 1413 - 1438
  • [32] Advanced CMOS Scaling, And FinFET Technology
    Nowak, E. J.
    SIGE, GE, AND RELATED COMPOUNDS 5: MATERIALS, PROCESSING, AND DEVICES, 2012, 50 (09): : 3 - 16
  • [33] Scaling Challenges for Advanced CMOS Devices
    Jacob A.P.
    Xie R.
    Sung M.G.
    Liebmann L.
    Lee R.T.P.
    Taylor B.
    Jacob, Ajey P. (ajey.jacob@globalfoundries.com), 2017, World Scientific (26) : 1 - 2
  • [34] Advanced dielectrics for gate oxide, DRAM and rf capacitors
    van Dover, RB
    Fleming, RM
    Schneemeyer, LF
    Alers, GB
    Werder, DJ
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 823 - 826
  • [35] Nano-scale simulation for advanced gate dielectrics
    Kaneta, C
    Yamasaki, T
    Kosaka, Y
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 106 - 118
  • [36] Advanced CMOS process for floating gate field-effect transistors in bioelectronic applications
    Meyburg, Sven
    Stockmann, Regina
    Moers, Juergen
    Offenhaeusser, Andreas
    Ingebrandt, Sven
    SENSORS AND ACTUATORS B-CHEMICAL, 2007, 128 (01): : 208 - 217
  • [37] Scaling Split-Gate Flash Memory Technology for Advanced MCU and Emerging Applications
    Do, N.
    Kim, J.
    Lemke, S.
    Tee, L.
    Tkachev, Y.
    Liu, X.
    Ghazavi, P.
    Zhou, F.
    Villard, B.
    Jourba, S.
    Decobert, C.
    Hong, S.
    Vu, T.
    Trinh, S.
    Ly, A.
    Tran, H.
    Tiwari, V.
    Reiten, M.
    2019 IEEE 11TH INTERNATIONAL MEMORY WORKSHOP (IMW 2019), 2019, : 28 - 31
  • [38] Introduction of crystalline high-k gate dielectrics in a CMOS process
    Gottlob, HDB
    Lemme, MC
    Mollenhauer, T
    Wahlbrink, T
    Efavi, JK
    Kurz, H
    Stefanov, Y
    Haberle, K
    Komaragiri, R
    Ruland, T
    Zaunert, F
    Schwalke, U
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2005, 351 (21-23) : 1885 - 1889
  • [39] Scaling of Hf-based gate dielectrics - Integration with polysilicon gates
    De Gendt, S
    Kerber, A
    Kubicek, S
    Niwa, M
    Pantisano, L
    Puurunen, R
    Ragnarsson, L
    Schram, T
    Shimamoto, Y
    Tsai, W
    Rohr, E
    Van Elshocht, S
    Vandervorst, W
    Witters, T
    Young, E
    Zhao, C
    Heyns, M
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS II, 2004, 2003 (22): : 267 - 275
  • [40] Advanced CMOS Devices and Applications
    Lee, Choonghyun
    Zhao, Yi
    ELECTRONICS, 2024, 13 (01)