Scaling of gate dielectrics for advanced CMOS applications

被引:0
|
作者
Ma, TP [1 ]
机构
[1] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
It is widely believed that a gate oxide thinner than 1.5 nm is required for future CMOS devices within 10 years, if the traditional scaling trend is to be continued. Apart from manufaturability and reliability issues, a major problem with such a thin gate oxide is the high gate leakage current due to quantum mechanical tunneling of electrons and holes. Despite such potential problems, many researchers have continued to push the limit of thermal SiO2. Meanwhile, many laboratories are actively searching for alternative gate dielectrics to replace thermal SiO2 when it becomes necessary. The candidates that show promise include silicon nitride, silicon oxynitride, TiO2, Ta2O5, ZrO2, HfO2, and SrTiO3. This paper will review the recent research advances in all of the aforementioned gate dielectrics, and discuss the challenges that lie ahead.
引用
收藏
页码:19 / 32
页数:8
相关论文
共 50 条
  • [41] Characterization of silicon surface preparation processes for advanced gate dielectrics
    Okorn-Schmidt, HF
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1999, 43 (03) : 351 - 365
  • [42] Gate current in stacked dielectrics for advanced FLASH EEPROM cells
    Driussi, F
    Marcuzzi, S
    Palestri, P
    Selmi, L
    PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 317 - 320
  • [43] Interfacial transition regions of gate dielectrics in advanced silicon devices
    Lucovsky, G
    Phillips, JC
    Thorpe, MF
    PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON THE PHYSICS OF SEMICONDUCTORS, PTS I AND II, 2001, 87 : 423 - 424
  • [44] JVD silicon nitride and titanium oxide as advanced gate dielectrics
    Ma, TP
    ULTRATHIN SIO2 AND HIGH-K MATERIALS FOR ULSI GATE DIELECTRICS, 1999, 567 : 73 - 81
  • [45] A 90nm CMOS technology with modular quadruple gate oxides for advanced SoC applications
    Mirabedini, MR
    Gopinath, VP
    Kamath, A
    Lee, MY
    Hsia, WJ
    Hornback, V
    Le, Y
    Badowski, A
    Baylis, B
    Li, E
    Prasad, S
    Kobozeva, O
    Haywood, J
    Catabay, W
    Yeh, WC
    41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 112 - 115
  • [46] Minimization of mechanical and chemical strain at dielectric-semiconductor and internal dielectric interfaces in stacked gate dielectrics for advanced CMOS devices
    Lucovsky, G
    Phillips, J
    Thorpe, M
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY 2000, INTERNATIONAL CONFERENCE, 2001, 550 : 154 - 158
  • [47] Reliability issues in advanced High k/metal gate stacks for 45 nm CMOS applications
    Groeseneken, G.
    Aoulaiche, M.
    De Gendt, S.
    Degraeve, R.
    Houssa, M.
    Kauerauf, T.
    Pantisano, L.
    ASDAM '06: SIXTH INTERNATIONAL CONFERENCE ON ADVANCED SEMICONDUCTOR DEVICES AND MICROSYSTEMS, CONFERENCE PROCEEDINGS, 2006, : 15 - 19
  • [48] Scaling CMOS: Finding the gate stack with the lowest leakage current
    Kauerauf, T
    Govoreanu, B
    Degraeve, R
    Groeseneken, G
    Maes, H
    SOLID-STATE ELECTRONICS, 2005, 49 (05) : 695 - 701
  • [49] A NOVEL-APPROACH TO SILICON GATE CMOS DEVICE SCALING
    KING, JH
    SOLID-STATE ELECTRONICS, 1983, 26 (09) : 879 - &
  • [50] Xenon Flash Lamp Annealing Shown to be Effective for Processing Ultrathin HfO2 Films for Advanced CMOS Gate Dielectrics
    Jeremiah T. Abiade
    MRS Bulletin, 2006, 31 : 83 - 84