Design and fabrication of a micro fuel cell array with "flip-flop" interconnection

被引:201
|
作者
Lee, SJ [1 ]
Chang-Chien, A [1 ]
Cha, SW [1 ]
O'Hayre, R [1 ]
Park, YI [1 ]
Saito, Y [1 ]
Prinz, FB [1 ]
机构
[1] Stanford Univ, Rapid Prototyping Lab, Stanford, CA 94305 USA
基金
美国国家科学基金会;
关键词
micro fuel cell; series interconnection; micromachining;
D O I
10.1016/S0378-7753(02)00393-2
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
A design configuration is presented for integrated series connection of polymer electrolyte fuel cells in a planar array. The design is particularly favorable for miniature fuel cells and has been prototyped using a variety of etch and deposition techniques adopted from microfabrication. The series path is oriented in a ''flip-flop" configuration, presenting the unique advantage of a fully continuous electrolyte requiring absolutely no interconnecting bridges across or around the membrane. Electrical interconnections are made by thin-film metal layers that coat etched flow channels patterned on an insulating substrate. Both two-cell and four-cell prototype, have successfully demonstrated the expected additive performance of the integrated series, and peak power in a four-cell silicon assembly with hydrogen and oxygen has exceeded 40 mW/cm(2). Factorial experimentation has been applied to investigate the adequacy of metal film conduction over etched topology, and results conclude that film thickness dominates over other design parameters. The design effort and subsequent testing has uncovered new topics for extended study, including the possibility of lateral ionic conduction within the membrane us well as the effects of non-uniform reactant distribution. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:410 / 418
页数:9
相关论文
共 50 条
  • [21] Design and Analysis of High-Performance and Low-Power Quaternary Latch, Quaternary D Flip-Flop and XY Flip-Flop
    Shadwani, Mayank
    Bansal, Urvashi
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2022, 60 (12) : 1004 - 1015
  • [22] Parallel Gate Operations Fidelity in a Linear Array of Flip-Flop Qubits
    Rei, Davide
    Ferraro, Elena
    De Michielis, Marco
    ADVANCED QUANTUM TECHNOLOGIES, 2022, 5 (04)
  • [23] IMPLEMENTING THE DESIGN OF MAGNETIC FLIP-FLOP BASED ON SWAPPED MOS DESIGN
    Gangalakshmi, S.
    Banu, A. Khathija
    Kumar, R. Harish
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 987 - 989
  • [24] DESIGN OF LOW POWER DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP
    Kasiselvanathan, M.
    Saranya, P.
    Lakshmi, A. Seetha
    Sivasakthi, S.
    SECOND INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET 2014), 2014, : 233 - 236
  • [25] Ultra-Low Power Subthreshold Flip-Flop Design
    Fisher, Sagi
    Teman, Adam
    Vaysman, Dmitry
    Gertsman, Alexander
    Yadid-Pecht, Orly
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1573 - 1576
  • [26] ECRL-based low power flip-flop design
    Ng, KW
    Lau, KT
    MICROELECTRONICS JOURNAL, 2000, 31 (05) : 365 - 370
  • [27] Selective Flip-Flop Optimization for Reliable Digital Circuit Design
    Golanbari, Mohammad Saber
    Kiamehr, Saman
    Ebrahimi, Mojtaba
    Tahoori, Mehdi B.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (07) : 1484 - 1497
  • [28] A dynamic logic circuit embedded flip-flop for asic design
    Hirairi, K
    Kosaka, H
    Moriki, K
    Keino, K
    Onuma, K
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 21 - 24
  • [29] Flip-Flop Design Using Novel Pulse Generation Technique
    Moradi, Farshad
    Wisland, Dag
    Madsen, Jens Kargaard
    Mahmoodi, Hamid
    2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 685 - 688
  • [30] Towards Nonvolatile Spintronic Quaternary Flip-Flop and Register Design
    BahmanAbadi, Motahareh
    Amirany, Abdolah
    Moaiyeri, Mohammad Hossein
    Jafari, Kian
    SPIN, 2023, 13 (03)