Design and fabrication of a micro fuel cell array with "flip-flop" interconnection

被引:201
|
作者
Lee, SJ [1 ]
Chang-Chien, A [1 ]
Cha, SW [1 ]
O'Hayre, R [1 ]
Park, YI [1 ]
Saito, Y [1 ]
Prinz, FB [1 ]
机构
[1] Stanford Univ, Rapid Prototyping Lab, Stanford, CA 94305 USA
基金
美国国家科学基金会;
关键词
micro fuel cell; series interconnection; micromachining;
D O I
10.1016/S0378-7753(02)00393-2
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
A design configuration is presented for integrated series connection of polymer electrolyte fuel cells in a planar array. The design is particularly favorable for miniature fuel cells and has been prototyped using a variety of etch and deposition techniques adopted from microfabrication. The series path is oriented in a ''flip-flop" configuration, presenting the unique advantage of a fully continuous electrolyte requiring absolutely no interconnecting bridges across or around the membrane. Electrical interconnections are made by thin-film metal layers that coat etched flow channels patterned on an insulating substrate. Both two-cell and four-cell prototype, have successfully demonstrated the expected additive performance of the integrated series, and peak power in a four-cell silicon assembly with hydrogen and oxygen has exceeded 40 mW/cm(2). Factorial experimentation has been applied to investigate the adequacy of metal film conduction over etched topology, and results conclude that film thickness dominates over other design parameters. The design effort and subsequent testing has uncovered new topics for extended study, including the possibility of lateral ionic conduction within the membrane us well as the effects of non-uniform reactant distribution. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:410 / 418
页数:9
相关论文
共 50 条
  • [31] Shift Register Design Using Two Bit Flip-Flop
    Sharma, Shefali
    Kaushal, Bipan
    2014 RECENT ADVANCES IN ENGINEERING AND COMPUTATIONAL SCIENCES (RAECS), 2014,
  • [32] A Novel Flip-Flop Design for Low Power Clocking System
    Noble, G.
    Sakthivel, S. M.
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, : 627 - 631
  • [33] An area and power efficient radiation hardened by design flip-flop
    Knudsen, Jonathan E.
    Clark, Lawrence T.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3392 - 3399
  • [34] Adiabatic Flip-Flop and SRAM Design for an Adiabatic Reversible Microprocessor
    Celis-Cordova, Rene
    Orlov, Alexei O.
    Snider, Gregory L.
    Lu, Tian
    Kulick, Jason M.
    2020 INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC 2020), 2020, : 9 - 15
  • [35] Flip-flop motion of circular hydrogen bond array in thiacalix[4]arene
    Lang, Jan
    Vagnerova, Katerina
    Czernek, Jiri
    Lhotak, Pavel
    SUPRAMOLECULAR CHEMISTRY, 2006, 18 (04) : 371 - 381
  • [36] High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop
    Shaikh, Jahangir
    Rahaman, Hafizur
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [37] Novel design and simulation of microthyristor-based flip-flop circuits
    Hafez, IM
    Zekry, A
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2004, 91 (02) : 107 - 117
  • [38] Area-Efficient Temporally Hardened by Design Flip-Flop Circuits
    Matush, Bradley I.
    Mozdzen, Thomas John
    Clark, Lawrence T.
    Knudsen, Jonathan E.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (06) : 3588 - 3595
  • [39] An Improved Ternary Three-Rail JK Flip-Flop Design
    Lin, Mi
    Zhang, Hai-Peng
    Lv, Wei-Feng
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2016, : 91 - 94
  • [40] FLIP-FLOP THIN-FILM DESIGN PROGRAM WITH ENHANCED CAPABILITIES
    DOBROWOLSKI, JA
    KEMP, RA
    APPLIED OPTICS, 1992, 31 (19): : 3807 - 3812